Skip to content
Snippets Groups Projects
Commit ca8231b8 authored by Mattia Rizzi's avatar Mattia Rizzi
Browse files

Files required by Libero for the MSS

parent 608d3c64
Branches
No related merge requests found
Expand all Hide whitespace changes
Inline Side-by-side
Showing
with 5859 additions and 0 deletions
component/work/hydra/drcss.xsl 0 → 100644
+ 86
− 0
View file @ ca8231b8
<?xml version="1.0" encoding="iso-8859-1" ?>
<xsl:stylesheet version="1.0" xmlns:xsl="http://www.w3.org/1999/XSL/Transform">
<xsl:template match="/">
<head>
<xsl:call-template name="css"/>
</head>
<body>
<p>
<div class="header">DRC Report: <xsl:value-of select="drcreport/header" /></div>
</p>
<table class="drctable" align="left" border="1" width="75%" cellspacing="0" cellpadding="4">
<tr>
<th>Status</th>
<th>Message</th>
<th>Details</th>
</tr>
<xsl:for-each select="drcreport/drc">
<tr>
<td style="padding-left:20px"> <img width="16" height="16">
<xsl:attribute name="src"> <xsl:value-of select="status"/> </xsl:attribute>
<xsl:attribute name="alt"> <xsl:value-of select="StatusMessage"/> </xsl:attribute>
<xsl:attribute name="title"> <xsl:value-of select="StatusMessage"/> </xsl:attribute>
</img>
</td>
<td> <a> <xsl:attribute name="href"> <xsl:value-of select="crossprobe"/> </xsl:attribute> <xsl:value-of select="message" /></a></td>
<td> <xsl:value-of select="detail" /></td>
</tr>
</xsl:for-each>
</table>
</body>
</xsl:template>
<xsl:template name="css">
<style>
body
{
font-family:arial;
font-size: 11pt;
text-align:center;
}
div.header
{
padding-top: 7px;
padding-bottom: 7px;
color:#003399;
background-color: #D0D0D0;
width=100%;
font-family:arial;
font-size:14pt;
font-weight: bold;
text-align: center;
}
table.drctable
{
border-color: #B0B0B0;
border-style:solid;
border-width:1px;
border-spacing:0px;
border-collapse:collapse;
width=75%;
font-family:couriernew;
font-size: 11pt;
}
table.drctable th
{
background-color: #F0F0F0;
border-color: #B0B0B0;
border-width:1px;
color: darkslategray;
font-weight:bold;
}
table.drctable td
{
text-align:left;
}
</style>
<!--============================= END CSS ===================================-->
</xsl:template>
</xsl:stylesheet>
component/work/hydra/hydra.cxf 0 → 100644
+ 1
− 0
View file @ ca8231b8
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>hydra</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./hydra.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./hydra_DRC.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./hydra_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="3"><name>./subsystem.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="4"><name>./hydra.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl\clock_buffer.vhd" module_class="HdlModule" name="clock_buffer" state="GOOD" type="2"/><module module_class="ComponentModule" name="hydra_MSS::work" state="GOOD" type="1"/><module file="hdl\reset_gen.vhd" module_class="HdlModule" name="reset_gen" state="GOOD" type="2"/><module file="hdl\urv_soc.vhd" id_library="Private" id_name="urv_soc" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="urv_soc" state="GOOD" type="4"/></dependentModules></vendorExtensions><model><signals><signal><name>DEVRST_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>SYSRESET</padMacro><padMacroPin>DEVRST_N</padMacroPin><used>true</used></vendorExtensions></signal><signal><name>CLK_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_TX_CLK_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_TXERR_O</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_RX_CLK_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_RX_DV_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_MDIO</name><direction>inout</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>BIBUF</padMacro><padMacroPin>PAD</padMacroPin><used>true</used></vendorExtensions></signal><signal><name>ETH_RXERR_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_TX_EN_O</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_MDC_O</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>uart_tx_o</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RST_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GPIO_LED1</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GPIO_LED2</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_RXD_I</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_TXD_O</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>
\ No newline at end of file
component/work/hydra/hydra.sdb 0 → 100644
+ 0
− 0
View file @ ca8231b8
File added
component/work/hydra/subsystem.bfm 0 → 100644
+ 19
− 0
View file @ ca8231b8
#===========================================================
# Created by Microsemi SmartDesign Tue Dec 08 14:54:39 2020
#
# Syntax:
# -------
#
# memmap resource_name base_address;
#
# write width resource_name byte_offset data;
# read width resource_name byte_offset;
# readcheck width resource_name byte_offset data;
#
#===========================================================
#-----------------------------------------------------------
# Memory Map
# Define name and base address of each resource.
#-----------------------------------------------------------
component/work/hydra_MSS/CM3_compile_bfm.tcl 0 → 100644
+ 13
− 0
View file @ ca8231b8
# ===========================================================
# Created by Microsemi SmartDesign Tue Dec 08 11:16:49 2020
#
# Warning: Do not modify this file, it may lead to unexpected
# simulation failures in your design.
#
# ===========================================================
if {$tcl_platform(os) == "Linux"} {
exec "$env(ACTEL_SW_DIR)/bin/bfmtovec" -in test.bfm -out test.vec
} else {
exec "$env(ACTEL_SW_DIR)/bin/bfmtovec.exe" -in test.bfm -out test.vec
}
component/work/hydra_MSS/ENVM.cfg 0 → 100644
+ 36
− 0
View file @ ca8231b8
nvm_set_data_storage_client \
-client_name {bootldr} \
-number_of_words 848 \
-word_size 8 \
-use_for_simulation {0} \
-content_type {MEMORY_FILE} \
-memory_file_format {INTELHEX} \
-memory_file {G:/Users/r/rizzi/powerlink/pl-hw-urv/SoftConsole/g4m_system_MSS_CM3_app/bootloader.hex} \
-base_address 73728 \
-reprogram 1 \
-use_as_rom 0 \
-lock_address 0
nvm_set_data_storage_client \
-client_name {app_text} \
-number_of_words 63656 \
-word_size 8 \
-use_for_simulation {0} \
-content_type {MEMORY_FILE} \
-memory_file_format {INTELHEX} \
-memory_file {G:/Users/r/rizzi/powerlink/pl-hw-urv/SoftConsole/g4m_system_MSS_CM3_app/main-text.hex} \
-base_address 0 \
-reprogram 1 \
-use_as_rom 0 \
-lock_address 0
nvm_set_data_storage_client \
-client_name {app_data} \
-number_of_words 26700 \
-word_size 8 \
-use_for_simulation {0} \
-content_type {MEMORY_FILE} \
-memory_file_format {INTELHEX} \
-memory_file {G:/Users/r/rizzi/powerlink/pl-hw-urv/SoftConsole/g4m_system_MSS_CM3_app/main-data.hex} \
-base_address 131072 \
-reprogram 1 \
-use_as_rom 0 \
-lock_address 0
component/work/hydra_MSS/drcss.xsl 0 → 100644
+ 86
− 0
View file @ ca8231b8
<?xml version="1.0" encoding="iso-8859-1" ?>
<xsl:stylesheet version="1.0" xmlns:xsl="http://www.w3.org/1999/XSL/Transform">
<xsl:template match="/">
<head>
<xsl:call-template name="css"/>
</head>
<body>
<p>
<div class="header">DRC Report: <xsl:value-of select="drcreport/header" /></div>
</p>
<table class="drctable" align="left" border="1" width="75%" cellspacing="0" cellpadding="4">
<tr>
<th>Status</th>
<th>Message</th>
<th>Details</th>
</tr>
<xsl:for-each select="drcreport/drc">
<tr>
<td style="padding-left:20px"> <img width="16" height="16">
<xsl:attribute name="src"> <xsl:value-of select="status"/> </xsl:attribute>
<xsl:attribute name="alt"> <xsl:value-of select="StatusMessage"/> </xsl:attribute>
<xsl:attribute name="title"> <xsl:value-of select="StatusMessage"/> </xsl:attribute>
</img>
</td>
<td> <a> <xsl:attribute name="href"> <xsl:value-of select="crossprobe"/> </xsl:attribute> <xsl:value-of select="message" /></a></td>
<td> <xsl:value-of select="detail" /></td>
</tr>
</xsl:for-each>
</table>
</body>
</xsl:template>
<xsl:template name="css">
<style>
body
{
font-family:arial;
font-size: 11pt;
text-align:center;
}
div.header
{
padding-top: 7px;
padding-bottom: 7px;
color:#003399;
background-color: #D0D0D0;
width=100%;
font-family:arial;
font-size:14pt;
font-weight: bold;
text-align: center;
}
table.drctable
{
border-color: #B0B0B0;
border-style:solid;
border-width:1px;
border-spacing:0px;
border-collapse:collapse;
width=75%;
font-family:couriernew;
font-size: 11pt;
}
table.drctable th
{
background-color: #F0F0F0;
border-color: #B0B0B0;
border-width:1px;
color: darkslategray;
font-weight:bold;
}
table.drctable td
{
text-align:left;
}
</style>
<!--============================= END CSS ===================================-->
</xsl:template>
</xsl:stylesheet>
component/work/hydra_MSS/hydra_MSS.cxf 0 → 100644
+ 1
− 0
View file @ ca8231b8
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>hydra_MSS</name><vendor/><library/><version/><fileSets><fileSet fileSetId="PRECISION_SYNTHESIS_FILESET"><file fileid="0"><name>./hydra_MSS_pre.vhd</name><userFileType/></file><file fileid="1"><name>./hydra_MSS_pre.v</name><userFileType/></file></fileSet><fileSet fileSetId="SOFTWAREDRIVER"><file fileid="2"><name>./sys_config_mss_clocks.h</name><userFileType>cSource</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="3"><name>./CM3_compile_bfm.tcl</name><userFileType>TCL</userFileType></file><file fileid="4"><name>./user.bfm</name><userFileType/></file><file fileid="5"><name>./test.bfm</name><userFileType/></file></fileSet><fileSet fileSetId="OTHER_FILESET"><file fileid="6"><name>./hydra_MSS_DRC.xml</name><userFileType>log</userFileType></file><file fileid="7"><name>./hydra_MSS.sdb</name><userFileType>SDB</userFileType></file><file fileid="8"><name>./hydra_MSS_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="9"><name>../../Actel/SmartFusion2MSS/MSS_CC/1.0.100/MSS_CC.cxf</name><userFileType>CXF</userFileType></file><file fileid="10"><name>../../Actel/SmartFusion2MSS/MSS_CCC/1.0.100/MSS_CCC.cxf</name><userFileType>CXF</userFileType></file><file fileid="11"><name>../../Actel/SmartFusion2MSS/MSS_CFGM/1.1.100/MSS_CFGM.cxf</name><userFileType>CXF</userFileType></file><file fileid="12"><name>../../Actel/SmartFusion2MSS/MSS_CM3/1.0.200/MSS_CM3.cxf</name><userFileType>CXF</userFileType></file><file fileid="13"><name>../../Actel/SmartFusion2MSS/MSS_DDRB/1.0.200/MSS_DDRB.cxf</name><userFileType>CXF</userFileType></file><file fileid="14"><name>../../Actel/SmartFusion2MSS/MSS_EDAC/1.0.101/MSS_EDAC.cxf</name><userFileType>CXF</userFileType></file><file fileid="15"><name>../../Actel/SmartFusion2MSS/MSS_ENVM/1.0.101/MSS_ENVM.cxf</name><userFileType>CXF</userFileType></file><file fileid="16"><name>../../Actel/SmartFusion2MSS/MSS_FIC32/1.0.100/MSS_FIC32.cxf</name><userFileType>CXF</userFileType></file><file fileid="17"><name>../../Actel/SmartFusion2MSS/MSS_INTR/1.0.200/MSS_INTR.cxf</name><userFileType>CXF</userFileType></file><file fileid="18"><name>../../Actel/SmartFusion2MSS/MSS_RESET/1.0.100/MSS_RESET.cxf</name><userFileType>CXF</userFileType></file><file fileid="19"><name>../../Actel/SmartFusion2MSS/MSS_RTC/1.0.201/MSS_RTC.cxf</name><userFileType>CXF</userFileType></file><file fileid="20"><name>../../Actel/SmartFusion2MSS/MSS_SECURITY/1.0.100/MSS_SECURITY.cxf</name><userFileType>CXF</userFileType></file><file fileid="21"><name>../../Actel/SmartFusion2MSS/MSS_SWITCH/1.0.101/MSS_SWITCH.cxf</name><userFileType>CXF</userFileType></file><file fileid="22"><name>../../Actel/SmartFusion2MSS/MSS/1.1.500/MSS.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="SYNPLIFY_SYNTHESIS_FILESET"><file fileid="23"><name>./hydra_MSS_syn.v</name><userFileType/></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="24"><name>./hydra_MSS.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>PRECISION_SYNTHESIS_FILESET</fileSetRef><fileSetRef>SOFTWAREDRIVER</fileSetRef><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><fileSetRef>SYNPLIFY_SYNTHESIS_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>HierSpiritDesign</category><function/><variation>HierSpiritDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>HierSpiritDesign</type></vendorExtension><vendorExtension><state invalidateMessage="InvalidateNone" value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="SmartFusion2MSS" name="MSS" vendor="Actel" version="1.1.500"/><configuration><configurableElement referenceId="FAMILY" value="19"/><configurableElement referenceId="Platform" value="Win32"/></configuration><dependentModules><module id_library="SmartFusion2MSS" id_name="MSS_CAN" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_CAN" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_CCC" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_CCC" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_CC" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_CC" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_CFGM" id_vendor="Actel" id_version="1.1.100" module_class="SpiritModule" name="MSS_CFGM" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_CM3" id_vendor="Actel" id_version="1.0.200" module_class="SpiritModule" name="MSS_CM3" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_DDRB" id_vendor="Actel" id_version="1.0.200" module_class="SpiritModule" name="MSS_DDRB" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_DMA" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_DMA" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_EDAC" id_vendor="Actel" id_version="1.0.101" module_class="SpiritModule" name="MSS_EDAC" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_ENVM" id_vendor="Actel" id_version="1.0.101" module_class="SpiritModule" name="MSS_ENVM" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_FIC32" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_FIC32" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_FIC32" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_FIC32" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_GPIO" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_GPIO" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_I2C" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_I2C" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_I2C" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_I2C" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_INTR" id_vendor="Actel" id_version="1.0.200" module_class="SpiritModule" name="MSS_INTR" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_MAC" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_MAC" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_MDDR" id_vendor="Actel" id_version="1.0.203" module_class="SpiritModule" name="MSS_MDDR" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_MMUART" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_MMUART" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_MMUART" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_MMUART" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_RESET" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_RESET" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_RTC" id_vendor="Actel" id_version="1.0.201" module_class="SpiritModule" name="MSS_RTC" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_SECURITY" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_SECURITY" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_SPI" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_SPI" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_SPI" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_SPI" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_SWITCH" id_vendor="Actel" id_version="1.0.101" module_class="SpiritModule" name="MSS_SWITCH" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_USB" id_vendor="Actel" id_version="1.0.101" module_class="SpiritModule" name="MSS_USB" state="GOOD" type="3"/><module id_library="SmartFusion2MSS" id_name="MSS_WATCHDOG" id_vendor="Actel" id_version="1.0.100" module_class="SpiritModule" name="MSS_WATCHDOG" state="GOOD" type="3"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>FIC_0_APB_SLAVE</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>FIC_0_APB_S_PADDR</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PSEL</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PENABLE</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PWRITE</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PRDATA</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PWDATA</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PREADY</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PSLVERR</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>MCCC_CLK_BASE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PENABLE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PSLVERR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_RESET_N_F2M</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>M3_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_RESET_N_M2F</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PADDR</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>
\ No newline at end of file
component/work/hydra_MSS/hydra_MSS.sdb 0 → 100644
+ 0
− 0
View file @ ca8231b8
File added
component/work/hydra_MSS/hydra_MSS.v 0 → 100644
+ 774
− 0
View file @ ca8231b8
This diff is collapsed.
component/work/hydra_MSS/hydra_MSS_DRC.xml 0 → 100644
+ 5
− 0
View file @ ca8231b8
<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="drcss.xsl"?>
<drcreport>
<header>hydra_MSS_tmp</header>
</drcreport>
component/work/hydra_MSS/hydra_MSS_manifest.txt 0 → 100644
+ 33
− 0
View file @ ca8231b8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date : Tue Dec 08 11:16:51 2020
Project : C:\Users\mattia\Desktop\urv-core-rad\final-design\hydra
Component : hydra_MSS
Family : SmartFusion2
HDL source files for all Synthesis and Simulation tools:
C:/Users/mattia/Desktop/urv-core-rad/final-design/hydra/component/work/hydra_MSS/hydra_MSS.v
HDL source files for Synopsys SynplifyPro Synthesis tool:
C:/Users/mattia/Desktop/urv-core-rad/final-design/hydra/component/work/hydra_MSS/hydra_MSS_syn.v
HDL source files for Mentor Precision Synthesis tool:
C:/Users/mattia/Desktop/urv-core-rad/final-design/hydra/component/work/hydra_MSS/hydra_MSS_pre.v
C:/Users/mattia/Desktop/urv-core-rad/final-design/hydra/component/work/hydra_MSS/hydra_MSS_pre.vhd
Stimulus files for all Simulation tools:
C:/Users/mattia/Desktop/urv-core-rad/final-design/hydra/component/Actel/SmartFusion2MSS/MSS/1.1.500/peripheral_init.bfm
C:/Users/mattia/Desktop/urv-core-rad/final-design/hydra/component/work/hydra_MSS/CM3_compile_bfm.tcl
C:/Users/mattia/Desktop/urv-core-rad/final-design/hydra/component/work/hydra_MSS/test.bfm
C:/Users/mattia/Desktop/urv-core-rad/final-design/hydra/component/work/hydra_MSS/user.bfm
Firmware files for all Software IDE tools:
C:/Users/mattia/Desktop/urv-core-rad/final-design/hydra/component/work/hydra_MSS/sys_config_mss_clocks.h
Configuration files to be used for Programming:
C:/Users/mattia/Desktop/urv-core-rad/final-design/hydra/component/work/hydra_MSS/ENVM.cfg
Configuration files to be used for all Simulation tools:
C:/Users/mattia/Desktop/urv-core-rad/final-design/hydra/component/work/hydra_MSS/ENVM.cfg
component/work/hydra_MSS/hydra_MSS_pre.v 0 → 100644
+ 1643
− 0
View file @ ca8231b8
This diff is collapsed.
component/work/hydra_MSS/hydra_MSS_pre.vhd 0 → 100644
+ 1451
− 0
View file @ ca8231b8
This diff is collapsed.
component/work/hydra_MSS/hydra_MSS_syn.v 0 → 100644
+ 1642
− 0
View file @ ca8231b8
This diff is collapsed.
component/work/hydra_MSS/sys_config_mss_clocks.h 0 → 100644
+ 21
− 0
View file @ ca8231b8
/*=============================================================*/
/* Created by Microsemi SmartDesign Tue Dec 08 11:16:49 2020 */
/* */
/* Warning: Do not modify this file, it may lead to unexpected */
/* functional failures in your design. */
/* */
/*=============================================================*/
#ifndef SYS_CONFIG_MSS_CLOCKS
#define SYS_CONFIG_MSS_CLOCKS
#define MSS_SYS_M3_CLK_FREQ 100000000u
#define MSS_SYS_MDDR_CLK_FREQ 100000000u
#define MSS_SYS_APB_0_CLK_FREQ 50000000u
#define MSS_SYS_APB_1_CLK_FREQ 50000000u
#define MSS_SYS_APB_2_CLK_FREQ 25000000u
#define MSS_SYS_FIC_0_CLK_FREQ 100000000u
#define MSS_SYS_FIC_1_CLK_FREQ 100000000u
#define MSS_SYS_FIC64_CLK_FREQ 100000000u
#endif /* SYS_CONFIG_MSS_CLOCKS */
component/work/hydra_MSS/test.bfm 0 → 100644
+ 24
− 0
View file @ ca8231b8
#===========================================================
# Created by Microsemi SmartDesign Tue Dec 08 11:16:49 2020
#
#
# Warning: Do not modify this file, it may lead to unexpected
# simulation failures in your Microcontroller Subsystem.
# Add your BFM commands to user.bfm
#
#
#===========================================================
#-----------------------------------------------------------
# Include User BFM
#-----------------------------------------------------------
include "user.bfm"
#-----------------------------------------------------------
# Main Function
#-----------------------------------------------------------
procedure main;
call user_main;
return
component/work/hydra_MSS/user.bfm 0 → 100644
+ 24
− 0
View file @ ca8231b8
#===========================================================
# Enter your BFM commands in this file.
#
# Syntax:
# -------
#
# memmap resource_name base_address;
#
# write width resource_name byte_offset data;
# read width resource_name byte_offset;
# readcheck width resource_name byte_offset data;
#
#===========================================================
include "subsystem.bfm"
procedure user_main;
# perform subsystem initialization routine
call subsystem_init;
# add your BFM commands below:
return
\ No newline at end of file
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment