Files required by Libero

smartgen/hydra_MSS_work.ixf

+<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>hydra_MSS</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="hydra_MSS::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/hydra_MSS/hydra_MSS.cxf"/></vendorExtension><busInterfaces><busInterface><name>FIC_0_APB_SLAVE</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>FIC_0_APB_S_PADDR</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PSEL</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PENABLE</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PWRITE</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PRDATA</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PWDATA</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PREADY</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>FIC_0_APB_S_PSLVERR</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>MCCC_CLK_BASE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PENABLE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PSLVERR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_RESET_N_F2M</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>M3_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_RESET_N_M2F</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PADDR</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_S_PWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>
\ No newline at end of file

smartgen/hydra_work.ixf

+<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>hydra</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="hydra::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/hydra/hydra.cxf"/></vendorExtension><vendorExtension><dependentComponent name="hydra_MSS::work" newLibrary="" state="GOOD"><instance name="hydra_MSS_0"/></dependentComponent></vendorExtension><model><signals><signal><name>DEVRST_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>SYSRESET</padMacro><padMacroPin>DEVRST_N</padMacroPin><used>true</used></vendorExtensions></signal><signal><name>CLK_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_TX_CLK_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_TXERR_O</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_RX_CLK_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_RX_DV_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_MDIO</name><direction>inout</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>BIBUF</padMacro><padMacroPin>PAD</padMacroPin><used>true</used></vendorExtensions></signal><signal><name>ETH_RXERR_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_TX_EN_O</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_MDC_O</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>uart_tx_o</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RST_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GPIO_LED1</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GPIO_LED2</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_RXD_I</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ETH_TXD_O</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>
\ No newline at end of file

smartgen/smartgen.aws

+<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><component name="hydra::work"/><component name="hydra_MSS::work"/><device die="PA4M7500_N" family="SmartFusion2" package="fg484"/><SmartGen version="8.0"/></workspace>
\ No newline at end of file