Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
9e1cf4c8
Commit
9e1cf4c8
authored
May 24, 2017
by
Javier D. Garcia-Lasheras
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Remove superfluous assertion for a cleaner inheritance scheme
parent
7bd6d1ec
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
0 additions
and
2 deletions
+0
-2
dep_file.py
hdlmake/dep_file.py
+0
-2
No files found.
hdlmake/dep_file.py
View file @
9e1cf4c8
...
...
@@ -184,9 +184,7 @@ class DepFile(File):
parsed and solved (Verilog, SystemVerilog, VHDL)"""
def
__init__
(
self
,
file_path
,
module
):
from
hdlmake.module
import
Module
assert
isinstance
(
file_path
,
six
.
string_types
)
assert
isinstance
(
module
,
Module
)
File
.
__init__
(
self
,
path
=
file_path
,
module
=
module
)
self
.
file_path
=
file_path
self
.
rels
=
set
()
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment