Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
Hdlmake
Manage
Activity
Members
Labels
Plan
Issues
20
Issue boards
Milestones
Wiki
Code
Merge requests
5
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
Hdlmake
Commits
50f540ed
Commit
50f540ed
authored
13 years ago
by
Paweł Szostek
Browse files
Options
Downloads
Patches
Plain Diff
Fetch all modules only -f is specified explicitly
parent
0a0baf09
No related merge requests found
Changes
3
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
hdlmake
+0
-0
0 additions, 0 deletions
hdlmake
src/fetch.py
+8
-2
8 additions, 2 deletions
src/fetch.py
src/hdlmake_kernel.py
+3
-3
3 additions, 3 deletions
src/hdlmake_kernel.py
with
11 additions
and
5 deletions
hdlmake
+
0
−
0
View file @
50f540ed
No preview for this file type
This diff is collapsed.
Click to expand it.
src/fetch.py
+
8
−
2
View file @
50f540ed
...
...
@@ -195,14 +195,20 @@ class ModulePool(list):
self
.
modules
.
append
(
new_module
)
return
True
def
fetch_all
(
self
):
def
fetch_all
(
self
,
unfetched_only
=
False
):
fetcher
=
self
.
ModuleFetcher
()
from
copy
import
copy
fetch_queue
=
copy
(
self
.
modules
)
while
len
(
fetch_queue
)
>
0
:
cur_mod
=
fetch_queue
.
pop
()
new_modules
=
fetcher
.
fetch_single_module
(
cur_mod
)
if
unfetched_only
:
if
cur_mod
.
isfetched
:
new_modules
=
cur_mod
.
submodules
()
else
:
new_modules
=
fetcher
.
fetch_single_module
(
cur_mod
)
else
:
new_modules
=
fetcher
.
fetch_single_module
(
cur_mod
)
for
mod
in
new_modules
:
if
not
self
.
__contains
(
mod
):
...
...
This diff is collapsed.
Click to expand it.
src/hdlmake_kernel.py
+
3
−
3
View file @
50f540ed
...
...
@@ -38,7 +38,7 @@ class HdlmakeKernel(object):
tm
=
self
.
top_module
if
not
self
.
modules_pool
.
is_everything_fetched
():
self
.
fetch
()
self
.
fetch
(
unfetched_only
=
True
)
if
tm
.
action
==
"
simulation
"
:
self
.
generate_modelsim_makefile
()
...
...
@@ -52,9 +52,9 @@ class HdlmakeKernel(object):
p
.
rawprint
(
"
Allowed actions are:
\n\t
simulation
\n\t
synthesis
"
)
quit
()
def
fetch
(
self
):
def
fetch
(
self
,
unfetched_only
=
False
):
p
.
rawprint
(
"
Fetching needed modules...
"
)
self
.
modules_pool
.
fetch_all
()
self
.
modules_pool
.
fetch_all
(
unfetched_only
)
p
.
vprint
(
str
(
self
.
modules_pool
))
def
generate_modelsim_makefile
(
self
):
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment