Add testcase for DMA R2W anw W2R bus turnarrounds.

Restructure testbench so testcases are atomic and self-checking (where possible)
some more testbench infra tasks
unused testcase for 4KB PCIE MASTER write - possible 4KB boundary bug (SW maskable)