read throughput improvement (issue next read when there is space instead of waiting for output fifo to be empty)
add generic to insert AXI_Pipeline stages in-front of specific gencores fifos for timing.