The clk_out domain mistakenly used reset from clk_in domain. Additionally, the data_out_o port had this reset signal connected mistakenly as clock enable.