• Tomasz Wlostowski's avatar
    sim: Redesign and cleanup of the common SystemVerilog testing code: · 37571aa1
    Tomasz Wlostowski authored
    - Rework simdrv_defs into a package
    - Use SV queues instead of dynamic arrays in the APIs (as they resemble C++'s std::vector a bit more, hence are more convenient to use)
    - Added AXI4 BFMs from the PULP project library
    - Added a bunch of simulation drivers (for the VUART & LM32 MCS cores)
    - Added a trivial unit test/logging "framework" (logger.svh)
    
    Note these changes will break your legacy testbenches, here's how to fix the most common issues:
    - Replace the includes of simdrv_defs.svh indo an include of "gencores_sim_defs.svh" followed by
      import of gencores_sim_pkg package
    - If your code uses CBusAccessor::readm/writem, change the addr/data parameters to use SV queues instead of dynamic arrays
    37571aa1
Name
Last commit
Last update
LICENSES Loading commit data...
distribution Loading commit data...
doc Loading commit data...
modules Loading commit data...
platform Loading commit data...
sim Loading commit data...
software Loading commit data...
syn/gsi_pexaria2a/wishbone_demo Loading commit data...
testbench Loading commit data...
tools Loading commit data...
top/gsi_pexaria2a/wishbone_demo Loading commit data...
.gitignore Loading commit data...
.gitlab-ci.yml Loading commit data...
.koji Loading commit data...
CHANGELOG.rst Loading commit data...
Manifest.py Loading commit data...
README.md Loading commit data...
common.mk Loading commit data...