Skip to content
GitLab
Explore
Sign in
Projects
Platform-independent core collection
Repository
general-cores
modules
genrams
xilinx
generic_dpram_sameclock.vhd
Find file
Blame
History
Permalink
genrams/xilinx: remove optimizations for ram initialization
· 338eeed9
Grzegorz Daniluk
authored
Aug 25, 2017
They finally don't help much and they break simulation as Modelsim complains about types conversion.
338eeed9