Skip to content
GitLab
Explore
Sign in
Projects
Platform-independent core collection
Merge requests
Open
6
Merged
44
Closed
18
All
68
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
generate_cdc_constraints: handle gc_sync_word_*
!41
· created
Jun 05, 2023
by
Tristan Gingold
Merged
0
updated
Jun 05, 2023
Resolve "fine_pulse_gen: tune clocking"
!40
· created
Jun 01, 2023
by
Tristan Gingold
Merged
0
updated
Jun 01, 2023
Resolve "genram_pkg: disable bound checking in synthesis"
!39
· created
Jun 01, 2023
by
Tristan Gingold
Merged
0
updated
Jun 01, 2023
Resolve "gc_serial_dac avoid overwrite"
!38
· created
Jun 01, 2023
by
Tristan Gingold
Merged
0
updated
Jun 01, 2023
Resolve "add keep attributes"
!37
· created
Jun 01, 2023
by
Tristan Gingold
Merged
0
updated
Jun 01, 2023
Resolve "gc_pulse_synchronizer2 use async reset"
!36
· created
Jun 01, 2023
by
Tristan Gingold
Merged
0
updated
Jun 01, 2023
Resolve "gc_sync (and other CDC constraints) not recognized by Vivado"
!35
· created
Jun 01, 2023
by
Tristan Gingold
Merged
0
updated
Jun 01, 2023
Add DSP cores
!32
· created
May 02, 2023
by
Tristan Gingold
Merged
3
updated
May 10, 2023
Fix vuart with fifo in wb_uart
!33
· created
May 02, 2023
by
Tristan Gingold
Merged
6
updated
May 08, 2023
wb_fine_pulse_gen: migrate to cheby, add variants
!34
· created
May 02, 2023
by
Tristan Gingold
Merged
0
updated
May 02, 2023
Resolve "wb_spi incorrect number of bits transmitted when toggling `CHAR_LEN` config"
!31
· created
Apr 18, 2023
by
Tristan Gingold
Merged
0
updated
Apr 18, 2023
Resolve "gen_buildinfo to support unicode characters"
!30
· created
Apr 04, 2023
by
Dimitris Lampridis
Merged
0
updated
Apr 04, 2023
Merge proposed master into master
!29
· created
Jan 16, 2023
by
Dimitris Lampridis
Merged
1
updated
Jan 17, 2023
Adding Testbench for AXI cores
!28
· created
Jan 13, 2023
by
Konstantinos Blantos
proposed_master
Merged
18
updated
Jan 16, 2023
2 new WB cores
!26
· created
Dec 15, 2022
by
Tomasz Wlostowski
proposed_master
Merged
4
updated
Dec 16, 2022
Genrams improvements
!25
· created
Dec 15, 2022
by
Tomasz Wlostowski
proposed_master
Merged
2
updated
Dec 16, 2022
Resolve "tools: generate version information in gen_sourceid.py"
!21
· created
Dec 15, 2022
by
Dimitris Lampridis
Merged
2
updated
Dec 15, 2022
hdl/sim: Protect CIWBMasterAccessor against multiple requests
!19
· created
Jul 14, 2022
by
Dimitris Lampridis
proposed_master
Merged
17
updated
Jul 18, 2022
Add scoped XDC constraints for CDC modules
!16
· created
Sep 30, 2021
by
Adrian Byszuk
proposed_master
Merged
1
updated
Oct 01, 2021
Fix reset CDC issue in gc_sync_word_rd
!15
· created
Sep 28, 2021
by
Adrian Byszuk
proposed_master
Merged
1
updated
Sep 29, 2021
Prev
1
2
3
Next