Skip to content

F
FSI Data Acquisition Path Gateware and Software
Commit eda04460 authored by Maciej Lipinski's avatar Maciej Lipinski
Browse files
Options

port the previous commit to diot sys acq ip

parent 4b709eda
Hide whitespace changes
Inline Side-by-side
Showing with 17 additions and 2 deletions
hdl/rtl/sys/diot_sys_acq_ip.vhd
View file @ eda04460
......@@ -107,6 +107,7 @@ architecture arch of diot_sys_acq_ip is
END component ila_0;
signal clk_100m, clk_300m, clk_400m: std_logic;
signal clk_100m_serdes : std_logic;
signal rst_n : std_logic;
signal pl_reset_n : std_logic;
......@@ -273,6 +274,20 @@ begin
I => clk_400m_int -- 1-bit input: Buffer
);
inst_bufg_clk100m_serdes : BUFGCE_DIV
generic map (
BUFGCE_DIVIDE => 4,
IS_CE_INVERTED => '0', -- Optional inversion for CE
IS_CLR_INVERTED => '0', -- Optional inversion for CLR
IS_I_INVERTED => '0' -- Optional inversion for I
)
port map (
O => clk_100m_serdes, -- 1-bit output: Buffer
CE => '1', -- 1-bit input: Buffer enable
CLR => '0', -- 1-bit input: Asynchronous clear
I => clk_400m_int -- 1-bit input: Buffer
);
inst_bufg_300m: BUFG
port map (
I => clk_300m_int,
......@@ -499,11 +514,11 @@ begin
trigger_i => trigger_in
);
inst_periph: entity work.sys_fsi_core
inst_core: entity work.sys_fsi_core
port map (
clk_100m_i => clk_100m,
clk_400m_i => clk_400m,
clk_100m_oserdes_i => clk_100m,
clk_100m_oserdes_i => clk_100m_serdes,
rst_n_i => rst_n,
io_rst_i => io_rst_r2,
bp_io_p_i => bp_io_p_i,
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment