Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
F
FPGA Configuration Space
Manage
Activity
Members
Labels
Plan
Issues
0
Issue boards
Milestones
Wiki
Code
Merge requests
1
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
FPGA Configuration Space
Commits
f2b2d0ef
Commit
f2b2d0ef
authored
13 years ago
by
Manohar Vanga
Browse files
Options
Downloads
Patches
Plain Diff
Added info to README file
Signed-off-by:
Manohar Vanga
<
manohar.vanga@gmail.com
>
parent
7be99138
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
README
+7
-0
7 additions, 0 deletions
README
with
7 additions
and
0 deletions
README
+
7
−
0
View file @
f2b2d0ef
...
...
@@ -2,3 +2,10 @@ Wishbone bus simulation in Linux. The project contains a wishbone bus
driver, a PCI board driver (that has the wishbone bus on it) and tools
for generating the required firmware (for "faking" stuff like memory
maps).
I am currently testing this on a QEMU virtual machine (running the
latest git kernel). The hard disk image has been made using debootstrap.
Please send any bugs/comments/criticism/flames/free-cookies to
manohar.vanga at gmail dot com
This diff is collapsed.
Click to expand it.
Preview
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment