• Tomasz Wlostowski's avatar
    testbench/spec: Tom's work on DMA · ffbd8dd8
    Tomasz Wlostowski authored
    - initialize TDC DMA Engine (buffer controller)
    - reset the SPEC/DDR contoller prior to operation (still wip)
    - feed the design with fake timestamps bypassing ACAM, let's debug one thing at a time.
    This is a WIP commit, I see the core writing the timestamps to the DDR, but the Gennum-side DMA as well as double-buffering of the DDR timestamps is yet to be implemented.
    Note: I've never managed to simulate DMA with the crappy Gennum VHDL model. I guess we need to fix it or write a new one..
Last commit
Last update
doc Loading commit data...
hdl Loading commit data...
.gitignore Loading commit data...
.gitmodules Loading commit data...
Manifest.py Loading commit data...