HDL: SVEC bitstream not working with single TDC in slot 2.
The SVEC bitstream is not working with a single TDC in slot 2.
So when using a single TDC it should always be mounted in slot 1 and all works OK.
Caused by part of clock tree connected to absent mezzanine. Rewrite the clocking in the VHDL.