Commit fffeae73 authored by Mathieu Saccani's avatar Mathieu Saccani

Change the wb write strobes, add one wb slave to the regulator module

parent deed52d3
This diff is collapsed.
This diff is collapsed.
......@@ -165,9 +165,9 @@ begin
saved_cmb_rd <= '0';
saved_cmb_frame <= '0';
-- spi control saved inputs
saved_spi_sck_phase <= '0';
saved_spi_sck_polarity <= '0';
saved_spi_sck_rate <= (others => '0');
saved_spi_sck_phase <= spi_sck_polarity_i XOR spi_sck_phase_i;
saved_spi_sck_polarity <= spi_sck_polarity_i;
saved_spi_sck_rate <= spi_sck_rate_u;
-- spi bus
spi_cs_on <= (others => '1');
spi_sck_ok <= '0';
......
This diff is collapsed.
$date
Thu Nov 02 14:35:04 2023
Thu Nov 23 14:48:09 2023
$end
$version
GHDL v0
v 3
file . "../../rtl/wb_32out_reg.vhd" "20220701084944.000" "20231102143504.017":
entity wb_32out_reg at 13( 470) + 0 on 17437;
architecture rtl of wb_32out_reg at 149( 6998) + 0 on 17438;
file . "../../rtl/wb_32in_reg.vhd" "20220701082938.000" "20231102143503.969":
entity wb_32in_reg at 13( 470) + 0 on 17435;
architecture rtl of wb_32in_reg at 83( 4018) + 0 on 17436;
file . "../../rtl/wb_addr_decoder.vhd" "20220704142842.000" "20231102143503.953":
entity wb_addr_decoder at 13( 470) + 0 on 17433;
architecture rtl of wb_addr_decoder at 76( 3073) + 0 on 17434;
file . "../../rtl/fmc_hv_2ch_regulator.vhd" "20220701083118.000" "20231102143504.063":
entity fmc_hv_2ch_regulator at 13( 470) + 0 on 17439;
architecture rtl of fmc_hv_2ch_regulator at 80( 3404) + 0 on 17440;
file . "../adc_ltc2484.vhd" "20220621120650.000" "20231102143504.250":
entity adc_ltc2484 at 31( 901) + 0 on 17449;
architecture behavioral of adc_ltc2484 at 63( 1804) + 0 on 17450;
file . "../dac_ad5663.vhd" "20220621102834.000" "20231102143504.157":
entity dac_ad5663 at 22( 961) + 0 on 17445;
architecture model of dac_ad5663 at 48( 1901) + 0 on 17446;
file . "../eeprom_at24c32.vhd" "20220617194140.000" "20231102143504.141":
entity eeprom_at24c32 at 12( 614) + 0 on 17443;
architecture behavioral of eeprom_at24c32 at 39( 1526) + 0 on 17444;
file . "../eeprom_at24c32e_OLD.vhd" "20220615131446.000" "20220615151859.957":
entity eeprom_at24c32e_old at 12( 614) + 0 on 6307;
architecture behavioral of eeprom_at24c32e_old at 39( 1531) + 0 on 6308;
file . "../eeprom_at24c32e_2.vhd" "20220615131336.000" "20220615151351.185":
entity eeprom_at24c32e_2 at 12( 614) + 0 on 6195;
architecture behavioral of eeprom_at24c32e_2 at 39( 1529) + 0 on 6196;
file . "../adc_ad7682.vhd" "20220628153046.000" "20231102143504.204":
entity adc_ad7682 at 31( 905) + 0 on 17447;
architecture behavioral of adc_ad7682 at 66( 1959) + 0 on 17448;
file . "../../rtl/adc_4ch_ad7682.vhd" "20231013090550.000" "20231102143503.860":
entity adc_4ch_ad7682 at 74( 3519) + 0 on 17429;
architecture rtl of adc_4ch_ad7682 at 121( 5543) + 0 on 17430;
file . "../../rtl/adc_hv_ltc2484.vhd" "20231016102344.000" "20231102143503.766":
entity adc_hv_ltc2484 at 77( 4299) + 0 on 17425;
architecture rtl of adc_hv_ltc2484 at 120( 5968) + 0 on 17426;
file . "../../rtl/dac_ad5663armz.vhd" "20231013090538.000" "20231102143503.674":
entity dac_ad5663armz at 52( 2402) + 0 on 17421;
architecture rtl of dac_ad5663armz at 88( 3639) + 0 on 17422;
file . "../../rtl/spi_phy_master.vhd" "20231013130338.000" "20231102143503.516":
entity spi_phy_master at 18( 783) + 0 on 17413;
architecture rtl of spi_phy_master at 66( 2866) + 0 on 17414;
file . "../../rtl/pwm.vhd" "20220607122834.000" "20231102143503.609":
entity pwm at 53( 2593) + 0 on 17417;
architecture rtl of pwm at 85( 3829) + 0 on 17418;
file . "../../rtl/dac_ad5663_spi_protocol.vhd" "20220630160442.000" "20231102143503.656":
entity dac_ad5663_spi_protocol at 52( 2402) + 0 on 17419;
architecture rtl of dac_ad5663_spi_protocol at 96( 4342) + 0 on 17420;
file . "../../rtl/i2c_master_wb.vhd" "20220706162454.000" "20231102143503.563":
entity i2c_master_wb at 21( 666) + 0 on 17415;
architecture rtl of i2c_master_wb at 60( 1901) + 0 on 17416;
file . "../../rtl/timer.vhd" "20220216115454.000" "20231102143503.469":
entity timer at 46( 1830) + 0 on 17411;
architecture rtl of timer at 78( 3082) + 0 on 17412;
file . "../../rtl/adc_hv_ltc2484_spi_protocol.vhd" "20231013091332.000" "20231102143503.719":
entity adc_hv_ltc2484_spi_protocol at 72( 4148) + 0 on 17423;
architecture rtl of adc_hv_ltc2484_spi_protocol at 123( 6533) + 0 on 17424;
file . "../../rtl/adc_4ch_ad7682_spi_protocol.vhd" "20220706154834.000" "20231102143503.813":
entity adc_4ch_ad7682_spi_protocol at 74( 3555) + 0 on 17427;
architecture rtl of adc_4ch_ad7682_spi_protocol at 129( 6113) + 0 on 17428;
file . "../../rtl/fmc_hv_2ch_wb.vhd" "20220706163948.000" "20231102143504.112":
entity fmc_hv_2ch_wb at 13( 470) + 0 on 17441;
architecture rtl of fmc_hv_2ch_wb at 80( 3430) + 0 on 17442;
file . "../top_tb.vhd" "20231102133228.000" "20231102143504.300":
entity top_tb at 31( 1398) + 0 on 17451;
architecture behaviour of top_tb at 37( 1489) + 0 on 17452;
file . "../eeprom_at24c32e.vhd" "20220615163344.000" "20220615190244.604":
entity eeprom_at24c32e at 12( 614) + 0 on 7129;
architecture behavioral of eeprom_at24c32e at 39( 1527) + 0 on 7130;
file . "../../rtl/fmc_hv_2ch_if.vhd" "20231012135858.000" "20231102143503.908":
entity fmc_hv_2ch_if at 13( 470) + 0 on 17431;
architecture rtl of fmc_hv_2ch_if at 138( 6915) + 0 on 17432;
file . "../../rtl/wb_arbiter_2M1S.vhd" "20220628165610.000" "20220629160413.397":
entity wb_arbiter_2m1s at 13( 470) + 0 on 14417;
architecture rtl of wb_arbiter_2m1s at 70( 2920) + 0 on 14418;
file . "../../rtl/fmc_hv_2ch_if.vhd" "20231012135858.000" "20231123144809.265":
entity fmc_hv_2ch_if at 13( 470) + 0 on 17473;
architecture rtl of fmc_hv_2ch_if at 138( 6915) + 0 on 17474;
file . "../eeprom_at24c32e.vhd" "20220615163344.000" "20220615190244.604":
entity eeprom_at24c32e at 12( 614) + 0 on 7129;
architecture behavioral of eeprom_at24c32e at 39( 1527) + 0 on 7130;
file . "../top_tb.vhd" "20231102133228.000" "20231123144809.763":
entity top_tb at 31( 1398) + 0 on 17493;
architecture behaviour of top_tb at 37( 1489) + 0 on 17494;
file . "../../rtl/fmc_hv_2ch_wb.vhd" "20231122161610.000" "20231123144809.485":
entity fmc_hv_2ch_wb at 13( 470) + 0 on 17483;
architecture rtl of fmc_hv_2ch_wb at 80( 3430) + 0 on 17484;
file . "../../rtl/adc_4ch_ad7682_spi_protocol.vhd" "20220706154834.000" "20231123144809.170":
entity adc_4ch_ad7682_spi_protocol at 74( 3555) + 0 on 17469;
architecture rtl of adc_4ch_ad7682_spi_protocol at 129( 6113) + 0 on 17470;
file . "../../rtl/adc_hv_ltc2484_spi_protocol.vhd" "20231123093754.000" "20231123144809.076":
entity adc_hv_ltc2484_spi_protocol at 72( 4148) + 0 on 17465;
architecture rtl of adc_hv_ltc2484_spi_protocol at 123( 6533) + 0 on 17466;
file . "../../rtl/timer.vhd" "20220216115454.000" "20231123144808.788":
entity timer at 46( 1830) + 0 on 17453;
architecture rtl of timer at 78( 3082) + 0 on 17454;
file . "../../rtl/i2c_master_wb.vhd" "20220706162454.000" "20231123144808.889":
entity i2c_master_wb at 21( 666) + 0 on 17457;
architecture rtl of i2c_master_wb at 60( 1901) + 0 on 17458;
file . "../../rtl/dac_ad5663_spi_protocol.vhd" "20220630160442.000" "20231123144808.966":
entity dac_ad5663_spi_protocol at 52( 2402) + 0 on 17461;
architecture rtl of dac_ad5663_spi_protocol at 96( 4342) + 0 on 17462;
file . "../../rtl/pwm.vhd" "20231121085916.000" "20231123144808.944":
entity pwm at 53( 2593) + 0 on 17459;
architecture rtl of pwm at 85( 3829) + 0 on 17460;
file . "../../rtl/spi_phy_master.vhd" "20231013130338.000" "20231123144808.842":
entity spi_phy_master at 18( 783) + 0 on 17455;
architecture rtl of spi_phy_master at 66( 2866) + 0 on 17456;
file . "../../rtl/dac_ad5663armz.vhd" "20231013090538.000" "20231123144809.026":
entity dac_ad5663armz at 52( 2402) + 0 on 17463;
architecture rtl of dac_ad5663armz at 88( 3639) + 0 on 17464;
file . "../../rtl/adc_hv_ltc2484.vhd" "20231016102344.000" "20231123144809.123":
entity adc_hv_ltc2484 at 77( 4299) + 0 on 17467;
architecture rtl of adc_hv_ltc2484 at 120( 5968) + 0 on 17468;
file . "../../rtl/adc_4ch_ad7682.vhd" "20231013090550.000" "20231123144809.220":
entity adc_4ch_ad7682 at 74( 3519) + 0 on 17471;
architecture rtl of adc_4ch_ad7682 at 121( 5543) + 0 on 17472;
file . "../adc_ad7682.vhd" "20220628153046.000" "20231123144809.654":
entity adc_ad7682 at 31( 905) + 0 on 17489;
architecture behavioral of adc_ad7682 at 66( 1959) + 0 on 17490;
file . "../eeprom_at24c32e_2.vhd" "20220615131336.000" "20220615151351.185":
entity eeprom_at24c32e_2 at 12( 614) + 0 on 6195;
architecture behavioral of eeprom_at24c32e_2 at 39( 1529) + 0 on 6196;
file . "../eeprom_at24c32e_OLD.vhd" "20220615131446.000" "20220615151859.957":
entity eeprom_at24c32e_old at 12( 614) + 0 on 6307;
architecture behavioral of eeprom_at24c32e_old at 39( 1531) + 0 on 6308;
file . "../eeprom_at24c32.vhd" "20220617194140.000" "20231123144809.565":
entity eeprom_at24c32 at 12( 614) + 0 on 17485;
architecture behavioral of eeprom_at24c32 at 39( 1526) + 0 on 17486;
file . "../dac_ad5663.vhd" "20220621102834.000" "20231123144809.607":
entity dac_ad5663 at 22( 961) + 0 on 17487;
architecture model of dac_ad5663 at 48( 1901) + 0 on 17488;
file . "../adc_ltc2484.vhd" "20220621120650.000" "20231123144809.701":
entity adc_ltc2484 at 31( 901) + 0 on 17491;
architecture behavioral of adc_ltc2484 at 63( 1804) + 0 on 17492;
file . "../../rtl/fmc_hv_2ch_regulator.vhd" "20220701083118.000" "20231123144809.436":
entity fmc_hv_2ch_regulator at 13( 470) + 0 on 17481;
architecture rtl of fmc_hv_2ch_regulator at 80( 3404) + 0 on 17482;
file . "../../rtl/wb_addr_decoder.vhd" "20220704142842.000" "20231123144809.295":
entity wb_addr_decoder at 13( 470) + 0 on 17475;
architecture rtl of wb_addr_decoder at 76( 3073) + 0 on 17476;
file . "../../rtl/wb_32in_reg.vhd" "20220701082938.000" "20231123144809.342":
entity wb_32in_reg at 13( 470) + 0 on 17477;
architecture rtl of wb_32in_reg at 83( 4018) + 0 on 17478;
file . "../../rtl/wb_32out_reg.vhd" "20220701084944.000" "20231123144809.389":
entity wb_32out_reg at 13( 470) + 0 on 17479;
architecture rtl of wb_32out_reg at 149( 6998) + 0 on 17480;
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment