-
Tomasz Wlostowski authored
hdl/top/svec: slot order according to the front panel. SDB addresses in ascending order. Fixed wrong WR Core SDB bridge address.
a989eb86
Name |
Last commit
|
Last update |
---|---|---|
circuit_board | ||
doc | ||
hdl | ||
software | ||
README |
hdl/top/svec: slot order according to the front panel. SDB addresses in ascending order. Fixed wrong WR Core SDB bridge address.
Name |
Last commit
|
Last update |
---|---|---|
circuit_board | Loading commit data... | |
doc | Loading commit data... | |
hdl | Loading commit data... | |
software | Loading commit data... | |
README | Loading commit data... |