-
Tomasz Wlostowski authored
hdl/top/svec: slot order according to the front panel. SDB addresses in ascending order. Fixed wrong WR Core SDB bridge address.
a989eb86
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
include | ||
platform | ||
rtl | ||
syn | ||
testbench | ||
top | ||
.gitignore | ||
Manifest.py |