-
Tomasz Wlostowski authored
added WR timecode input and aux clock PLL control signals. Changed SPI core to custom module with hw arbitration of the PLL DAC access
5598a946
Name |
Last commit
|
Last update |
---|---|---|
circuit_board | ||
hdl | ||
README |
added WR timecode input and aux clock PLL control signals. Changed SPI core to custom module with hw arbitration of the PLL DAC access
Name |
Last commit
|
Last update |
---|---|---|
circuit_board | Loading commit data... | |
hdl | Loading commit data... | |
README | Loading commit data... |