added WR timecode input and aux clock PLL control signals. Changed SPI core to…
added WR timecode input and aux clock PLL control signals. Changed SPI core to custom module with hw arbitration of the PLL DAC access
Showing
Please
register
or
sign in
to comment