Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
F
FMC DAC 600M 12b 1cha DDS
Manage
Activity
Members
Labels
Plan
Issues
4
Issue boards
Milestones
Wiki
Code
Merge requests
0
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
FMC DAC 600M 12b 1cha DDS
Commits
490f3b2f
Commit
490f3b2f
authored
11 years ago
by
Greg
Browse files
Options
Downloads
Patches
Plain Diff
some cosmetic changes
parent
0e6faf4e
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
trunk/circuit_board/FMC_DDS v2/Schematics/FMC_DDS.PrjPcb
+17
-30
17 additions, 30 deletions
trunk/circuit_board/FMC_DDS v2/Schematics/FMC_DDS.PrjPcb
trunk/circuit_board/FMC_DDS v2/Schematics/VCXO_PLL.SchDoc
+0
-0
0 additions, 0 deletions
trunk/circuit_board/FMC_DDS v2/Schematics/VCXO_PLL.SchDoc
with
17 additions
and
30 deletions
trunk/circuit_board/FMC_DDS v2/Schematics/FMC_DDS.PrjPcb
+
17
−
30
View file @
490f3b2f
...
...
@@ -2,6 +2,8 @@
Version=1.0
HierarchyMode=2
ChannelRoomNamingStyle=0
OutputPath=
LogFolderPath=
ReleasesFolder=
ReleaseVaultGUID=
ReleaseVaultName=
...
...
@@ -28,12 +30,6 @@ PowerPortNamesTakePriority=0
PushECOToAnnotationFile=1
DItemRevisionGUID=
ReportSuppressedErrorsInMessages=0
OutputPath=
LogFolderPath=
[Preferences]
PrefsVaultGUID=
PrefsRevisionGUID=
[Document1]
DocumentPath=FMC_DDS.SchDoc
...
...
@@ -371,15 +367,21 @@ ClassGenNCAutoScope=None
DItemRevisionGUID=
GenerateClassCluster=0
[GeneratedDocument1]
DocumentPath=..\PCB-Layout\FMC_DDS.PcbDoc.htm
DItemRevisionGUID=
[Configuration1]
Name=Default Configuration
ParameterCount=0
ConstraintFileCount=0
[PCBConfiguration1]
ReleaseItemId=
CurrentRevision=
Name=Default Configuration
Variant=[No Variations]
GenerateBOM=0
OutputJobsCount=0
[Generic_EDE]
OutputDir=
...
...
@@ -525,12 +527,12 @@ OutputName1=Mixed Sim
OutputDocumentPath1=
OutputVariantName1=
OutputDefault1=0
OutputType2=SIMetrixSim
ulation
OutputType2=SIMetrix
_
Sim
OutputName2=SIMetrix
OutputDocumentPath2=
OutputVariantName2=
OutputDefault2=0
OutputType3=SIMPLISSim
ulation
OutputType3=SIMPLIS
_
Sim
OutputName3=SIMPLIS
OutputDocumentPath3=
OutputVariantName3=
...
...
@@ -643,6 +645,12 @@ OutputDocumentPath17=
OutputVariantName17=
OutputDefault17=0
PageOptions17=Record=PageOptions|CenterHorizontal=True|CenterVertical=True|PrintScale=1.00|XCorrection=1.00|YCorrection=1.00|PrintKind=1|BorderSize=5000000|LeftOffset=0|BottomOffset=0|Orientation=2|PaperLength=1000|PaperWidth=1000|Scale=100|PaperSource=7|PrintQuality=-4|MediaType=1|DitherType=10|PaperKind=A4|PrintScaleMode=1
OutputType18=Logic Analyser Print
OutputName18=Logic Analyser Prints
OutputDocumentPath18=
OutputVariantName18=
OutputDefault18=0
PageOptions18=Record=PageOptions|CenterHorizontal=True|CenterVertical=True|PrintScale=1.00|XCorrection=1.00|YCorrection=1.00|PrintKind=1|BorderSize=5000000|LeftOffset=0|BottomOffset=0|Orientation=2|PaperLength=1000|PaperWidth=1000|Scale=100|PaperSource=7|PrintQuality=-4|MediaType=1|DitherType=10|PaperKind=A4|PrintScaleMode=1
[OutputGroup4]
Name=Assembly Outputs
...
...
@@ -721,12 +729,6 @@ OutputName9=Test Point Report
OutputDocumentPath9=
OutputVariantName9=
OutputDefault9=0
OutputType10=Board Stack Report
OutputName10=Report Board Stack
OutputDocumentPath10=
OutputVariantName10=
OutputDefault10=0
PageOptions10=Record=PageOptions|CenterHorizontal=True|CenterVertical=True|PrintScale=1.00|XCorrection=1.00|YCorrection=1.00|PrintKind=1|BorderSize=5000000|LeftOffset=0|BottomOffset=0|Orientation=2|PaperLength=1000|PaperWidth=1000|Scale=100|PaperSource=7|PrintQuality=-4|MediaType=1|DitherType=10|PaperKind=A4|PrintScaleMode=1
[OutputGroup6]
Name=Report Outputs
...
...
@@ -973,11 +975,6 @@ OutputName4=Footprint Comparison Report
OutputDocumentPath4=
OutputVariantName4=
OutputDefault4=0
OutputType5=Configuration compliance
OutputName5=Environment configuration compliance check
OutputDocumentPath5=
OutputVariantName5=
OutputDefault5=0
[OutputGroup9]
Name=Export Outputs
...
...
@@ -1080,10 +1077,6 @@ Type71=1
Type72=1
Type73=1
Type74=1
Type75=1
Type76=1
Type77=1
Type78=1
[Difference Levels]
Type1=1
...
...
@@ -1126,9 +1119,6 @@ Type37=1
Type38=1
Type39=1
Type40=1
Type41=1
Type42=1
Type43=1
[Electrical Rules Check]
Type1=1
...
...
@@ -1231,7 +1221,6 @@ Type97=2
Type98=0
Type99=1
Type100=2
Type101=1
[ERC Connection Matrix]
L1=NNNNNNNNNNNWNNNWW
...
...
@@ -1254,14 +1243,12 @@ L17=WNNNNNNNWNNNWWWWN
[Annotate]
SortOrder=3
SortLocation=0
MatchParameter1=Comment
MatchStrictly1=1
MatchParameter2=Library Reference
MatchStrictly2=1
PhysicalNamingFormat=$Component_$RoomName
GlobalIndexSortOrder=3
GlobalIndexSortLocation=0
UniqueIDPath0=\IMRXACPP
DocumentName0=ADC_filter.SchDoc
IsEnabled0=1
...
...
This diff is collapsed.
Click to expand it.
trunk/circuit_board/FMC_DDS v2/Schematics/VCXO_PLL.SchDoc
+
0
−
0
View file @
490f3b2f
No preview for this file type
This diff is collapsed.
Click to expand it.
Preview
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment