Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
8
Issues
8
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha - Gateware
Commits
8e4884b9
Commit
8e4884b9
authored
Jun 22, 2016
by
Dimitris Lampridis
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
sim: updated SVEC sim to verify new timetag functionality
parent
77214b2e
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
90 additions
and
70 deletions
+90
-70
main.sv
hdl/svec/sim/testbench/main.sv
+15
-4
svec.do
hdl/svec/sim/testbench/svec.do
+1
-1
wave.do
hdl/svec/sim/testbench/wave.do
+74
-65
No files found.
hdl/svec/sim/testbench/main.sv
View file @
8e4884b9
...
...
@@ -130,9 +130,9 @@ module main;
$
display
(
"Release FMC0/1 reset
\n
"
)
;
acc
.
write
(
'h120C
,
'h0
,
A32
|
SINGLE
|
D32
)
;
// Trigger setup (
sw
trigger)
// Trigger setup (
time
trigger)
$
display
(
"Trigger setup
\n
"
)
;
acc
.
write
(
'h3308
,
'h
8
,
A32
|
SINGLE
|
D32
)
;
acc
.
write
(
'h3308
,
'h
A
,
A32
|
SINGLE
|
D32
)
;
// Acquisition setup
$
display
(
"Acquisition setup
\n
"
)
;
...
...
@@ -151,17 +151,28 @@ module main;
acc
.
write
(
'h3600
,
'h00000032
)
;
// timetag core seconds high
acc
.
write
(
'h3604
,
'h00005a34
)
;
// timetag core seconds low
acc
.
write
(
'h3608
,
'h0
000000
0
)
;
// timetag core ticks
acc
.
write
(
'h3608
,
'h0
773593
0
)
;
// timetag core ticks
// Start acquisition
$
display
(
"Start acquisition
\n
"
)
;
acc
.
write
(
'h3300
,
'h1
,
A32
|
SINGLE
|
D32
)
;
// Send START command
// Start acquisition
$
display
(
"Schedule time trigger
\n
"
)
;
acc
.
write
(
'h360C
,
'h00000032
)
;
// time trigger seconds high
acc
.
write
(
'h3610
,
'h00005a35
)
;
// time trigger seconds low
acc
.
write
(
'h3614
,
'h00000300
)
;
// time trigger core ticks
// Sw trigger
/* -----\/----- EXCLUDED -----\/-----
#1us
$
display
(
"S
oftware trigger
\n
"
)
;
$display("S
et trigger time
\n");
acc.write('h3310, 'hFF, A32|SINGLE|D32);
-----/\----- EXCLUDED -----/\----- */
#
20u
s
;
/*
// Data "FIFO" test
acc.write('h2200, 'h0, A32|SINGLE|D32);
...
...
hdl/svec/sim/testbench/svec.do
View file @
8e4884b9
...
...
@@ -10,7 +10,7 @@ set NumericStdNoWarnings 1
do wave.do
radix -hexadecimal
run
5
0 us
run
6
0 us
hdl/svec/sim/testbench/wave.do
View file @
8e4884b9
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment