Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
F
FPGA and ARM SoC FMC Carrier FASEC
Manage
Activity
Members
Labels
Plan
Issues
0
Issue boards
Milestones
Wiki
Code
Merge requests
0
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
FPGA and ARM SoC FMC Carrier FASEC
Wiki
Home
Home
· Changes
Page history
No commit message
authored
9 years ago
by
Pieter Van Trappen
No commit message
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
Home.md
+3
-3
3 additions, 3 deletions
Home.md
with
3 additions
and
3 deletions
Home.md
View page @
61b8b352
...
...
@@ -16,9 +16,9 @@ processor, running Embedded GNU/Linux, runs user applications to control
deterministically the equipment and communicate with other devices and
CERN's Controls MiddleWare (CMW). Additionally there is DDR3L memory,
clocking resources and support the White Rabbit timing and control
network. Stand-alone board for use in a
'pizza-box'.
##
Design draft documents for review (February 2016)
network. Stand-alone board for use in a
19" rack 1U crate (aka
pizza-box).
h2.
Design draft documents for review (February 2016)
-
[
Block diagram
](
https://www.ohwr.org/project/fasec/wikis/Documents/Design-block-diagram
)
-
[
Schematics and Altium project
](
https://www.ohwr.org/project/fasec/wikis/Documents/Design-draft-schematics
)
...
...
This diff is collapsed.
Click to expand it.