after reimportation, synthesis and implementation OK; still work needed on... (ff988456) · Commits · Projects / FPGA and ARM SoC FMC Carrier FASEC

Commit ff988456 authored 8 years ago by

Pieter Van Trappen

after reimportation, synthesis and implementation OK; still work needed on...

after reimportation, synthesis and implementation OK; still work needed on timing constraints though

parent 03733504

Branches

No related merge requests found

Expand all Hide whitespace changes

Inline Side-by-side

Showing

FASEC_prototype.ip_user_files/bd/system_design/hdl/system_design.vhd 5602 additions, 0 deletions

...type.ip_user_files/bd/system_design/hdl/system_design.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_auto_pc_0/sim/system_design_auto_pc_0.v 288 additions, 0 deletions

.../ip/system_design_auto_pc_0/sim/system_design_auto_pc_0.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_auto_pc_1/sim/system_design_auto_pc_1.v 348 additions, 0 deletions

.../ip/system_design_auto_pc_1/sim/system_design_auto_pc_1.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_auto_pc_2/sim/system_design_auto_pc_2.v 348 additions, 0 deletions

.../ip/system_design_auto_pc_2/sim/system_design_auto_pc_2.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_dma_0_0/sim/system_design_axi_dma_0_0.vhd 411 additions, 0 deletions

...stem_design_axi_dma_0_0/sim/system_design_axi_dma_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_uartlite_0_0/sim/system_design_axi_uartlite_0_0.vhd 184 additions, 0 deletions

...n_axi_uartlite_0_0/sim/system_design_axi_uartlite_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_0_1/sim/system_design_axi_wb_i2c_master_0_1.vhd 177 additions, 0 deletions

...2c_master_0_1/sim/system_design_axi_wb_i2c_master_0_1.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_2_0/sim/system_design_axi_wb_i2c_master_2_0.vhd 177 additions, 0 deletions

...2c_master_2_0/sim/system_design_axi_wb_i2c_master_2_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_fasec_hwtest_0_0/sim/system_design_fasec_hwtest_0_0.vhd 282 additions, 0 deletions

...n_fasec_hwtest_0_0/sim/system_design_fasec_hwtest_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_processing_system7_0_0/sim/system_design_processing_system7_0_0.v 744 additions, 0 deletions

...ng_system7_0_0/sim/system_design_processing_system7_0_0.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_rst_processing_system7_0_100M_2/sim/system_design_rst_processing_system7_0_100M_2.vhd 137 additions, 0 deletions

...M_2/sim/system_design_rst_processing_system7_0_100M_2.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_rst_wrc_1p_kintex7_0_62M_0/sim/system_design_rst_wrc_1p_kintex7_0_62M_0.vhd 137 additions, 0 deletions

..._0_62M_0/sim/system_design_rst_wrc_1p_kintex7_0_62M_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_wrc_1p_kintex7_0_0/ip_cores/xilinx_ip/mux_buffering_fifo/sim/mux_buffering_fifo.v 530 additions, 0 deletions

...res/xilinx_ip/mux_buffering_fifo/sim/mux_buffering_fifo.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_wrc_1p_kintex7_0_0/sim/system_design_wrc_1p_kintex7_0_0.vhd 283 additions, 0 deletions

...c_1p_kintex7_0_0/sim/system_design_wrc_1p_kintex7_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_xadc_axis_fifo_adapter_0_0/sim/system_design_xadc_axis_fifo_adapter_0_0.vhd 230 additions, 0 deletions

...pter_0_0/sim/system_design_xadc_axis_fifo_adapter_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_design_xadc_wiz_0_0_address_decoder.vhd 496 additions, 0 deletions

...l/src/vhdl/system_design_xadc_wiz_0_0_address_decoder.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_design_xadc_wiz_0_0_axi_lite_ipif.vhd 300 additions, 0 deletions

...hdl/src/vhdl/system_design_xadc_wiz_0_0_axi_lite_ipif.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_design_xadc_wiz_0_0_slave_attachment.vhd 520 additions, 0 deletions

.../src/vhdl/system_design_xadc_wiz_0_0_slave_attachment.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_design_xadc_wiz_0_0_interrupt_control.vhd 1396 additions, 0 deletions

...src/vhdl/system_design_xadc_wiz_0_0_interrupt_control.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_design_xadc_wiz_0_0_conv_funs_pkg.vhd 289 additions, 0 deletions

...hdl/src/vhdl/system_design_xadc_wiz_0_0_conv_funs_pkg.vhd

with 12879 additions and 0 deletions

Please register or to comment