Skip to content
Snippets Groups Projects
Commit f706d0a1 authored by Pieter Van Trappen's avatar Pieter Van Trappen
Browse files

design goes succesfully through synthesis and implementation; timing... 

design goes succesfully through synthesis and implementation; timing constraints not met caused by clk_fpga_1 - ext. 10 MHz - which should not cause problems
parent 6b7a7268
Branches
No related merge requests found
Hide whitespace changes
Inline Side-by-side
Showing
with 25 additions and 90 deletions
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment