2/3 ocores i2c master IPs have their interrupt connect to the PS irq_f2p for... (ae4bd82e) · Commits · Projects / FPGA and ARM SoC FMC Carrier FASEC

Commit ae4bd82e authored 8 years ago by

Pieter Van Trappen

2/3 ocores i2c master IPs have their interrupt connect to the PS irq_f2p for...

2/3 ocores i2c master IPs have their interrupt connect to the PS irq_f2p for linux driver integration

parent 009f12c0

Branches

No related merge requests found

Hide whitespace changes

Inline Side-by-side

Showing

FASEC_prototype.ip_user_files/bd/system_design/hdl/system_design.vhd 14 additions, 10 deletions

...type.ip_user_files/bd/system_design/hdl/system_design.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_processing_system7_0_0/sim/system_design_processing_system7_0_0.v 1 addition, 1 deletion

...ng_system7_0_0/sim/system_design_processing_system7_0_0.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_xlconcat_0_0/sim/system_design_xlconcat_0_0.vhd 9 additions, 7 deletions

...em_design_xlconcat_0_0/sim/system_design_xlconcat_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ipshared/user.org/fasec_hwtest_v2_9/FASEC_hwtest.srcs/sources_1/new/top_mod.vhd 3 additions, 2 deletions

...c_hwtest_v2_9/FASEC_hwtest.srcs/sources_1/new/top_mod.vhd
FASEC_prototype.ip_user_files/sim_scripts/system_design/activehdl/README.txt 1 addition, 1 deletion

...user_files/sim_scripts/system_design/activehdl/README.txt
FASEC_prototype.ip_user_files/sim_scripts/system_design/activehdl/system_design.sh 1 addition, 1 deletion

...iles/sim_scripts/system_design/activehdl/system_design.sh
FASEC_prototype.ip_user_files/sim_scripts/system_design/ies/README.txt 1 addition, 1 deletion

...pe.ip_user_files/sim_scripts/system_design/ies/README.txt
FASEC_prototype.ip_user_files/sim_scripts/system_design/ies/system_design.sh 1 addition, 1 deletion

...user_files/sim_scripts/system_design/ies/system_design.sh
FASEC_prototype.ip_user_files/sim_scripts/system_design/modelsim/README.txt 1 addition, 1 deletion

..._user_files/sim_scripts/system_design/modelsim/README.txt
FASEC_prototype.ip_user_files/sim_scripts/system_design/modelsim/system_design.sh 1 addition, 1 deletion

...files/sim_scripts/system_design/modelsim/system_design.sh
FASEC_prototype.ip_user_files/sim_scripts/system_design/questa/README.txt 1 addition, 1 deletion

...ip_user_files/sim_scripts/system_design/questa/README.txt
FASEC_prototype.ip_user_files/sim_scripts/system_design/questa/system_design.sh 1 addition, 1 deletion

...r_files/sim_scripts/system_design/questa/system_design.sh
FASEC_prototype.ip_user_files/sim_scripts/system_design/riviera/README.txt 1 addition, 1 deletion

...p_user_files/sim_scripts/system_design/riviera/README.txt
FASEC_prototype.ip_user_files/sim_scripts/system_design/riviera/system_design.sh 1 addition, 1 deletion

..._files/sim_scripts/system_design/riviera/system_design.sh
FASEC_prototype.ip_user_files/sim_scripts/system_design/vcs/README.txt 1 addition, 1 deletion

...pe.ip_user_files/sim_scripts/system_design/vcs/README.txt
FASEC_prototype.ip_user_files/sim_scripts/system_design/vcs/system_design.sh 1 addition, 1 deletion

...user_files/sim_scripts/system_design/vcs/system_design.sh
FASEC_prototype.ip_user_files/sim_scripts/system_design/xsim/README.txt 1 addition, 1 deletion

...e.ip_user_files/sim_scripts/system_design/xsim/README.txt
FASEC_prototype.ip_user_files/sim_scripts/system_design/xsim/system_design.sh 1 addition, 1 deletion

...ser_files/sim_scripts/system_design/xsim/system_design.sh
FASEC_prototype.srcs/sources_1/bd/system_design/hdl/system_design.hwdef 0 additions, 0 deletions

...e.srcs/sources_1/bd/system_design/hdl/system_design.hwdef
FASEC_prototype.srcs/sources_1/bd/system_design/hdl/system_design.vhd 14 additions, 10 deletions

...ype.srcs/sources_1/bd/system_design/hdl/system_design.vhd

with 55 additions and 44 deletions

Please register or to comment