porting Eino's project (thus 2016.4) to Vivado 2018.1, including: (490a9cf1) · Commits · Projects / FPGA and ARM SoC FMC Carrier FASEC

Commit 490a9cf1 authored 6 years ago by

Pieter Van Trappen

porting Eino's project (thus 2016.4) to Vivado 2018.1, including:

* submodule cores update
* wrpc stays the same
* set_registers.tcl script ported

parent 8a7939ca

Expand all Hide whitespace changes

Inline Side-by-side

Showing

FASEC_prototype.ip_user_files/bd/system_design/hdl/system_design.vhd 0 additions, 6888 deletions

...type.ip_user_files/bd/system_design/hdl/system_design.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_auto_pc_0/sim/system_design_auto_pc_0.v 0 additions, 288 deletions

.../ip/system_design_auto_pc_0/sim/system_design_auto_pc_0.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_auto_pc_1/sim/system_design_auto_pc_1.v 0 additions, 351 deletions

.../ip/system_design_auto_pc_1/sim/system_design_auto_pc_1.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_auto_pc_2/sim/system_design_auto_pc_2.v 0 additions, 408 deletions

.../ip/system_design_auto_pc_2/sim/system_design_auto_pc_2.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_dma_0_0/sim/system_design_axi_dma_0_0.vhd 0 additions, 411 deletions

...stem_design_axi_dma_0_0/sim/system_design_axi_dma_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_uartlite_0_0/sim/system_design_axi_uartlite_0_0.vhd 0 additions, 184 deletions

...n_axi_uartlite_0_0/sim/system_design_axi_uartlite_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_0_1/sim/system_design_axi_wb_i2c_master_0_1.vhd 0 additions, 195 deletions

...2c_master_0_1/sim/system_design_axi_wb_i2c_master_0_1.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_0_1/system_design_axi_wb_i2c_master_0_1_sim_netlist.v 0 additions, 4084 deletions

...ter_0_1/system_design_axi_wb_i2c_master_0_1_sim_netlist.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_0_1/system_design_axi_wb_i2c_master_0_1_sim_netlist.vhdl 0 additions, 4862 deletions

..._0_1/system_design_axi_wb_i2c_master_0_1_sim_netlist.vhdl
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_2_0/sim/system_design_axi_wb_i2c_master_2_0.vhd 0 additions, 195 deletions

...2c_master_2_0/sim/system_design_axi_wb_i2c_master_2_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_2_0/system_design_axi_wb_i2c_master_2_0_sim_netlist.v 0 additions, 4084 deletions

...ter_2_0/system_design_axi_wb_i2c_master_2_0_sim_netlist.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_2_0/system_design_axi_wb_i2c_master_2_0_sim_netlist.vhdl 0 additions, 4862 deletions

..._2_0/system_design_axi_wb_i2c_master_2_0_sim_netlist.vhdl
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_fasec_hwtest_0_0/sim/system_design_fasec_hwtest_0_0.vhd 0 additions, 288 deletions

...n_fasec_hwtest_0_0/sim/system_design_fasec_hwtest_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_processing_system7_0_0/sim/system_design_processing_system7_0_0.v 0 additions, 744 deletions

...ng_system7_0_0/sim/system_design_processing_system7_0_0.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_rst_processing_system7_0_100M_2/sim/system_design_rst_processing_system7_0_100M_2.vhd 0 additions, 137 deletions

...M_2/sim/system_design_rst_processing_system7_0_100M_2.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_rst_wrc_1p_kintex7_0_62M_0/sim/system_design_rst_wrc_1p_kintex7_0_62M_0.vhd 0 additions, 137 deletions

..._0_62M_0/sim/system_design_rst_wrc_1p_kintex7_0_62M_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_wrc_1p_kintex7_0_0/ip_cores/xilinx_ip/mux_buffering_fifo/sim/mux_buffering_fifo.v 0 additions, 530 deletions

...res/xilinx_ip/mux_buffering_fifo/sim/mux_buffering_fifo.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_wrc_1p_kintex7_0_0/sim/system_design_wrc_1p_kintex7_0_0.vhd 0 additions, 286 deletions

...c_1p_kintex7_0_0/sim/system_design_wrc_1p_kintex7_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_xadc_axis_fifo_adapter_0_0/sim/system_design_xadc_axis_fifo_adapter_0_0.vhd 0 additions, 230 deletions

...pter_0_0/sim/system_design_xadc_axis_fifo_adapter_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_xadc_axis_fifo_adapter_0_0/system_design_xadc_axis_fifo_adapter_0_0_sim_netlist.v 0 additions, 2562 deletions

..._0/system_design_xadc_axis_fifo_adapter_0_0_sim_netlist.v

with 0 additions and 31726 deletions

Please register or to comment