tcl-script updated; after synthesis now (3baafa0a) · Commits · Projects / FPGA and ARM SoC FMC Carrier FASEC

Commit 3baafa0a authored 8 years ago by

Pieter Van Trappen

Browse files

tcl-script updated; after synthesis now

parent 817f8114

Branches

No related merge requests found

Expand all Hide whitespace changes

Inline Side-by-side

Showing

FASEC_prototype.srcs/sources_1/bd/system_design/hdl/system_design.hwdef 0 additions, 0 deletions

...e.srcs/sources_1/bd/system_design/hdl/system_design.hwdef
FASEC_prototype.srcs/sources_1/bd/system_design/hdl/system_design.vhd 4 additions, 4 deletions

...ype.srcs/sources_1/bd/system_design/hdl/system_design.vhd
FASEC_prototype.srcs/sources_1/bd/system_design/hdl/system_design_wrapper.vhd 1 addition, 1 deletion

.../sources_1/bd/system_design/hdl/system_design_wrapper.vhd
FASEC_prototype.srcs/sources_1/bd/system_design/hw_handoff/system_design.hwh 5 additions, 8 deletions

...s/sources_1/bd/system_design/hw_handoff/system_design.hwh
FASEC_prototype.srcs/sources_1/bd/system_design/hw_handoff/system_design_bd.tcl 127 additions, 123 deletions

...ources_1/bd/system_design/hw_handoff/system_design_bd.tcl
FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_0/sim/system_design_auto_pc_0.v 288 additions, 0 deletions

.../ip/system_design_auto_pc_0/sim/system_design_auto_pc_0.v
FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_0/synth/system_design_auto_pc_0.v 290 additions, 0 deletions

...p/system_design_auto_pc_0/synth/system_design_auto_pc_0.v
FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_0/system_design_auto_pc_0.xml 1093 additions, 92 deletions

...gn/ip/system_design_auto_pc_0/system_design_auto_pc_0.xml
FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_0/system_design_auto_pc_0_ooc.xdc 57 additions, 0 deletions

...p/system_design_auto_pc_0/system_design_auto_pc_0_ooc.xdc
FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_1/sim/system_design_auto_pc_1.v 348 additions, 0 deletions

.../ip/system_design_auto_pc_1/sim/system_design_auto_pc_1.v
FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_1/synth/system_design_auto_pc_1.v 350 additions, 0 deletions

...p/system_design_auto_pc_1/synth/system_design_auto_pc_1.v
FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_1/system_design_auto_pc_1.xml 1093 additions, 92 deletions

...gn/ip/system_design_auto_pc_1/system_design_auto_pc_1.xml
FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_1/system_design_auto_pc_1_ooc.xdc 57 additions, 0 deletions

...p/system_design_auto_pc_1/system_design_auto_pc_1_ooc.xdc
FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_2/sim/system_design_auto_pc_2.v 348 additions, 0 deletions

.../ip/system_design_auto_pc_2/sim/system_design_auto_pc_2.v
FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_2/synth/system_design_auto_pc_2.v 350 additions, 0 deletions

...p/system_design_auto_pc_2/synth/system_design_auto_pc_2.v
FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_2/system_design_auto_pc_2.xml 1093 additions, 92 deletions

...gn/ip/system_design_auto_pc_2/system_design_auto_pc_2.xml
FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_2/system_design_auto_pc_2_ooc.xdc 57 additions, 0 deletions

...p/system_design_auto_pc_2/system_design_auto_pc_2_ooc.xdc
FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/user.org/fasec_hwtest_v3_1_0/FASEC_hwtest.srcs/sources_1/new/top_mod.vhd 3 additions, 2 deletions

...hwtest_v3_1_0/FASEC_hwtest.srcs/sources_1/new/top_mod.vhd
FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v 883 additions, 0 deletions

...2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v
FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v 606 additions, 0 deletions

..._v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v

with 7053 additions and 414 deletions

Please register or to comment