Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
F
FPGA and ARM SoC FMC Carrier FASEC
Manage
Activity
Members
Labels
Plan
Issues
0
Issue boards
Milestones
Wiki
Code
Merge requests
0
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
FPGA and ARM SoC FMC Carrier FASEC
Repository
An error occurred while loading the file. Please try again.
bbdc1b6c3a0cb3cc8f28e27970e048612ef77299
Select Git revision
Branches
5
master
default
fmcs_xadc_wrc
FMC_dio10i80_EDA03287_xadc
FMC_dio10i80_EDA03287
FMC_Tester_EDA02327
protected
5 results
fasec
FASEC_prototype.xpr
Find file
Blame
History
Permalink
after synthesis, went well with hdl_lib the same version everywhere
· bbdc1b6c
Pieter Van Trappen
authored
7 years ago
bbdc1b6c
