Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
DIOT - Distributed IO Tier
Manage
Activity
Members
Labels
Plan
Issues
13
Issue boards
Milestones
Wiki
Code
Merge requests
0
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
DIOT - Distributed IO Tier
Wiki
diot fmc carrier
diot fmc carrier
· Changes
Page history
Update diot fmc carrier
authored
4 years ago
by
Grzegorz Daniluk
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
diot-fmc-carrier.md
+1
-1
1 addition, 1 deletion
diot-fmc-carrier.md
with
1 addition
and
1 deletion
diot-fmc-carrier.md
View page @
aacc6fdc
...
...
@@ -22,6 +22,7 @@ This page gathers the design specification of the FMC carrier Peripheral Board f
*
DDR3 SO-DIMM slot - not all applications will need external memory + it will make memory obsolescence handling easier
*
QSPI Flash - for FPGA bitstream, size depending on chosen FPGA
*
(DDR4:
**MT40A512M16LY-075:E**
(x2) - DDR4 not supported by series-7)
*
EEPROM with unique ID attached to backplane I2C and GA0..2 -
**24AA025UID**
### Power
*
IRPS5401 PMIC
...
...
@@ -41,4 +42,3 @@ This page gathers the design specification of the FMC carrier Peripheral Board f
### To be defined:
*
Q: remote FPGA programming, only remote update by writing to flash, or also connect JTAG to backplane lines?
-
A TE/ABT: JTAG to backplane please
*
identification of the board over I2C (EEPROM + Id?)
This diff is collapsed.
Click to expand it.