create xsignals between DDR chips for command signal group
xsignals shall be created between FPGA and 1st DDR chip for command signal class (clk, addr, odt ...) xsignals shall be created between DDR chips for command signals
this will allow to check skew between chips