Commit e757498e authored by Grzegorz Daniluk's avatar Grzegorz Daniluk

remove hw design files, they are now stored in EDMS

parent 6051d5dc
Pipeline #5068 failed with stages
in 4 minutes and 4 seconds
This diff is collapsed.
This source diff could not be displayed because it is too large. You can view the blob instead.
Record=TopLevelDocument|FileName=DIOT_System_Board.SchDoc|SheetNumber=1
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=CLK_buffer_DRTIO_CDR|SchDesignator=CLK_buffer_DRTIO_CDR|FileName=CLK_buffer_DRTIO_CDR.SchDoc|SheetNumber=4|SymbolType=Normal|RawFileName=CLK_buffer_DRTIO_CDR.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_clocks|SchDesignator=U_clocks|FileName=clocks.SchDoc|SheetNumber=3|SymbolType=Normal|RawFileName=clocks.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_Cpcis_connectors_P1_P2_P3|SchDesignator=U_Cpcis_connectors_P1_P2_P3|FileName=Cpcis_connectors_P1_P2_P3.SchDoc|SheetNumber=20|SymbolType=Normal|RawFileName=Cpcis_connectors_P1_P2_P3.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_Cpcis_connectors_P4_P5_P6|SchDesignator=U_Cpcis_connectors_P4_P5_P6|FileName=Cpcis_connectors_P4_P5_P6.SchDoc|SheetNumber=21|SymbolType=Normal|RawFileName=Cpcis_connectors_P4_P5_P6.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_ddr4-pl|SchDesignator=U_ddr4-pl|FileName=ddr4-pl.SchDoc|SheetNumber=17|SymbolType=Normal|RawFileName=ddr4-pl.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_ddr4-ps|SchDesignator=U_ddr4-ps|FileName=ddr4-ps.SchDoc|SheetNumber=18|SymbolType=Normal|RawFileName=ddr4-ps.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fan-mon|SchDesignator=U_fan-mon|FileName=fan-mon.SchDoc|SheetNumber=24|SymbolType=Normal|RawFileName=fan-mon.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_flash|SchDesignator=U_flash|FileName=flash.SchDoc|SheetNumber=25|SymbolType=Normal|RawFileName=flash.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fmc-connector|SchDesignator=U_fmc-connector|FileName=fmc-connector.SchDoc|SheetNumber=19|SymbolType=Normal|RawFileName=fmc-connector.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-bank-27-28|SchDesignator=U_fpga-bank-27-28|FileName=fpga-bank-27-28.SchDoc|SheetNumber=10|SymbolType=Normal|RawFileName=fpga-bank-27-28.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-bank-63|SchDesignator=U_fpga-bank-63|FileName=fpga-bank-63.SchDoc|SheetNumber=11|SymbolType=Normal|RawFileName=fpga-bank-63.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-bank-64|SchDesignator=U_fpga-bank-64|FileName=fpga-bank-64.SchDoc|SheetNumber=12|SymbolType=Normal|RawFileName=fpga-bank-64.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-bank-65-66-67-68|SchDesignator=U_fpga-bank-65-66-67-68|FileName=fpga-bank-65-66-67-68.SchDoc|SheetNumber=13|SymbolType=Normal|RawFileName=fpga-bank-65-66-67-68.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-bank-87-88|SchDesignator=U_fpga-bank-87-88|FileName=fpga-bank-87-88.SchDoc|SheetNumber=9|SymbolType=Normal|RawFileName=fpga-bank-87-88.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-config|SchDesignator=U_fpga-config|FileName=fpga-config.SchDoc|SheetNumber=5|SymbolType=Normal|RawFileName=fpga-config.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-mgts-power|SchDesignator=U_fpga-mgts-power|FileName=fpga-mgts-power.SchDoc|SheetNumber=15|SymbolType=Normal|RawFileName=fpga-mgts-power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-pl-mgts|SchDesignator=U_fpga-pl-mgts|FileName=fpga-pl-mgts.SchDoc|SheetNumber=14|SymbolType=Normal|RawFileName=fpga-pl-mgts.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-power|SchDesignator=U_fpga-power|FileName=fpga-power.SchDoc|SheetNumber=16|SymbolType=Normal|RawFileName=fpga-power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-ps-ddr4|SchDesignator=U_fpga-ps-ddr4|FileName=fpga-ps-ddr4.SchDoc|SheetNumber=7|SymbolType=Normal|RawFileName=fpga-ps-ddr4.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-ps-mgts|SchDesignator=U_fpga-ps-mgts|FileName=fpga-ps-mgts.SchDoc|SheetNumber=8|SymbolType=Normal|RawFileName=fpga-ps-mgts.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-ps-mio|SchDesignator=U_fpga-ps-mio|FileName=fpga-ps-mio.SchDoc|SheetNumber=6|SymbolType=Normal|RawFileName=fpga-ps-mio.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_i2c_mux|SchDesignator=U_i2c_mux|FileName=i2c_mux.SchDoc|SheetNumber=23|SymbolType=Normal|RawFileName=i2c_mux.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_power-supply-1|SchDesignator=U_power-supply-1|FileName=power-supply-1.SchDoc|SheetNumber=27|SymbolType=Normal|RawFileName=power-supply-1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_power-supply-2|SchDesignator=U_power-supply-2|FileName=power-supply-2.SchDoc|SheetNumber=28|SymbolType=Normal|RawFileName=power-supply-2.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_power-supply-3|SchDesignator=U_power-supply-3|FileName=power-supply-3.SchDoc|SheetNumber=29|SymbolType=Normal|RawFileName=power-supply-3.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_sfp+|SchDesignator=U_sfp+|FileName=sfp+.SchDoc|SheetNumber=22|SymbolType=Normal|RawFileName=sfp+.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_user_interface|SchDesignator=U_user_interface|FileName=user_interface.SchDoc|SheetNumber=26|SymbolType=Normal|RawFileName=user_interface.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_WR-clocks|SchDesignator=U_WR-clocks|FileName=WR-clocks.SchDoc|SheetNumber=2|SymbolType=Normal|RawFileName=WR-clocks.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
This diff is collapsed.
This diff is collapsed.
G04:AMPARAMS|DCode=274|XSize=78.74mil|YSize=53.15mil|CornerRadius=0mil|HoleSize=0mil|Usage=FLASHONLY|Rotation=270.000|XOffset=0mil|YOffset=0mil|HoleType=Slot|Shape=OvalRelief|Width=7.87mil|Gap=7.87mil|Entries=4|*
%AMTHOVALD274*
21,1,0.02559,0.05315,0,0,270.0*
1,1,0.05315,0.00000,0.01280*
1,1,0.05315,0.00000,-0.01280*
21,0,0.02559,0.03740,0,0,270.0*
1,0,0.03740,0.00000,0.01280*
1,0,0.03740,0.00000,-0.01280*
4,0,4,-0.00278,0.01001,-0.02158,0.02880,-0.01601,0.03437,0.00278,0.01558,-0.00278,0.01001,0.0*
4,0,4,-0.00278,-0.01558,0.01601,-0.03437,0.02158,-0.02880,0.00278,-0.01001,-0.00278,-0.01558,0.0*
4,0,4,-0.00278,0.01558,0.01601,0.03437,0.02158,0.02880,0.00278,0.01001,-0.00278,0.01558,0.0*
4,0,4,-0.00278,-0.01001,-0.02158,-0.02880,-0.01601,-0.03437,0.00278,-0.01558,-0.00278,-0.01001,0.0*
%
G04:AMPARAMS|DCode=347|XSize=28.35mil|YSize=27.95mil|CornerRadius=0mil|HoleSize=0mil|Usage=FLASHONLY|Rotation=315.000|XOffset=0mil|YOffset=0mil|HoleType=Round|Shape=Rectangle|*
%AMROTATEDRECTD347*
4,1,4,-0.01991,0.00014,-0.00014,0.01991,0.01991,-0.00014,0.00014,-0.01991,-0.01991,0.00014,0.0*
%
G04:AMPARAMS|DCode=352|XSize=24.41mil|YSize=22.84mil|CornerRadius=0mil|HoleSize=0mil|Usage=FLASHONLY|Rotation=315.000|XOffset=0mil|YOffset=0mil|HoleType=Round|Shape=Rectangle|*
%AMROTATEDRECTD352*
4,1,4,-0.01670,0.00056,-0.00056,0.01670,0.01670,-0.00056,0.00056,-0.01670,-0.01670,0.00056,0.0*
%
------------------------------------------------------------------------------------------
Gerber File Extension Report For: DIOT_System_Board.GBR 23.11.2021 18:58:58
------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------
Layer Extension Layer Description
------------------------------------------------------------------------------------------
.GTO Top Overlay
.GTP Top Paste
.GTS Top Solder
.GTL Top Layer
.GP1 L2GND
.G1 L3
.GP2 L4PWR
.G2 L5
.GP3 L6GND
.G3 L7
.G4 L8
.GP4 L9GND
.G5 L10
.GP5 L11PWR
.G6 L12
.GP6 L13GND
.GBL Bottom Layer
.GBS Bottom Solder
.GBP Bottom Paste
.GBO Bottom Overlay
.GM1 Board outline
.GM2 Board information
.GD1 Drill Drawing
.GD2 Drill Drawing
.GD3 Drill Drawing
.GG1 Drill Guide
.GG2 Drill Guide
.GG3 Drill Guide
------------------------------------------------------------------------------------------
G04*
G04 #@! TF.GenerationSoftware,Altium Limited,Altium Designer,21.8.1 (53)*
G04*
G04 Layer_Color=128*
%FSLAX25Y25*%
%MOIN*%
G70*
G04*
G04 #@! TF.SameCoordinates,A1AE4060-B53B-4171-95B2-E8D2D30D7E40*
G04*
G04*
G04 #@! TF.FilePolarity,Positive*
G04*
G01*
G75*
%ADD414C,0.00200*%
D414*
X659070Y200049D02*
X660251D01*
X659660Y199459D02*
Y200640D01*
X655133Y200049D02*
X656314D01*
X655723Y199459D02*
Y200640D01*
X666978Y172490D02*
X668159D01*
X667569Y171900D02*
Y173081D01*
X663041Y172490D02*
X664222D01*
X663632Y171900D02*
Y173081D01*
X666978Y164612D02*
X668159D01*
X667569Y164022D02*
Y165203D01*
X663041Y164612D02*
X664222D01*
X663632Y164022D02*
Y165203D01*
X659070Y168549D02*
X660251D01*
X659660Y167959D02*
Y169140D01*
X655133Y168549D02*
X656314D01*
X655723Y167959D02*
Y169140D01*
X666904Y196117D02*
X668086D01*
X667495Y195527D02*
Y196708D01*
X662967Y196117D02*
X664149D01*
X663558Y195527D02*
Y196708D01*
X655133Y160679D02*
X656314D01*
X655723Y160089D02*
Y161270D01*
X659070Y160679D02*
X660251D01*
X659660Y160089D02*
Y161270D01*
X655093Y192180D02*
X656275D01*
X655684Y191590D02*
Y192771D01*
X659030Y192180D02*
X660212D01*
X659621Y191590D02*
Y192771D01*
X272679Y323952D02*
X273860D01*
X273270Y323361D02*
Y324542D01*
X272679Y325920D02*
X273860D01*
X273270Y325330D02*
Y326511D01*
X651161Y207761D02*
X652343D01*
X651752Y207170D02*
Y208351D01*
X647224Y207761D02*
X648406D01*
X647815Y207170D02*
Y208351D01*
X282709Y323952D02*
X283890D01*
X283299Y323361D02*
Y324542D01*
X282709Y325920D02*
X283890D01*
X283299Y325330D02*
Y326511D01*
X282709Y305920D02*
X283890D01*
X283299Y305330D02*
Y306511D01*
X282709Y303952D02*
X283890D01*
X283299Y303361D02*
Y304542D01*
X282709Y285920D02*
X283890D01*
X283299Y285330D02*
Y286511D01*
X282709Y283952D02*
X283890D01*
X283299Y283361D02*
Y284542D01*
X277709Y275920D02*
X278890D01*
X278299Y275330D02*
Y276511D01*
X277709Y273952D02*
X278890D01*
X278299Y273361D02*
Y274542D01*
X282709Y265920D02*
X283890D01*
X283299Y265330D02*
Y266511D01*
X282709Y263952D02*
X283890D01*
X283299Y263361D02*
Y264542D01*
X277709Y255920D02*
X278890D01*
X278299Y255330D02*
Y256511D01*
X277709Y253952D02*
X278890D01*
X278299Y253361D02*
Y254542D01*
X282709Y245920D02*
X283890D01*
X283299Y245330D02*
Y246511D01*
X282709Y243952D02*
X283890D01*
X283299Y243361D02*
Y244542D01*
M02*
G04*
G04 #@! TF.GenerationSoftware,Altium Limited,Altium Designer,21.8.1 (53)*
G04*
G04 Layer_Color=128*
%FSLAX25Y25*%
%MOIN*%
G70*
G04*
G04 #@! TF.SameCoordinates,A1AE4060-B53B-4171-95B2-E8D2D30D7E40*
G04*
G04*
G04 #@! TF.FilePolarity,Positive*
G04*
G01*
G75*
%ADD414C,0.00200*%
D414*
X282523Y223952D02*
X283712D01*
X283117Y223357D02*
Y224546D01*
X282523Y225920D02*
X283712D01*
X283117Y225326D02*
Y226515D01*
X651192Y196112D02*
X652381D01*
X651786Y195518D02*
Y196707D01*
X647255Y196112D02*
X648444D01*
X647849Y195518D02*
Y196707D01*
X282705Y143952D02*
X283894D01*
X283299Y143357D02*
Y144546D01*
X282705Y145920D02*
X283894D01*
X283299Y145326D02*
Y146515D01*
X643318Y160679D02*
X644507D01*
X643912Y160085D02*
Y161274D01*
X639381Y160679D02*
X640570D01*
X639975Y160085D02*
Y161274D01*
X272642Y303952D02*
X273831D01*
X273236Y303357D02*
Y304546D01*
X272642Y305920D02*
X273831D01*
X273236Y305326D02*
Y306515D01*
X666901Y207761D02*
X668089D01*
X667495Y207166D02*
Y208355D01*
X662964Y207761D02*
X664152D01*
X663558Y207166D02*
Y208355D01*
X282741Y203952D02*
X283930D01*
X283335Y203357D02*
Y204546D01*
X282741Y205920D02*
X283930D01*
X283335Y205326D02*
Y206515D01*
X643318Y200049D02*
X644507D01*
X643912Y199455D02*
Y200644D01*
X639381Y200049D02*
X640570D01*
X639975Y199455D02*
Y200644D01*
X282575Y183971D02*
X283764D01*
X283169Y183377D02*
Y184566D01*
X282575Y185940D02*
X283764D01*
X283169Y185345D02*
Y186534D01*
X643318Y192175D02*
X644507D01*
X643912Y191581D02*
Y192770D01*
X639381Y192175D02*
X640570D01*
X639975Y191581D02*
Y192770D01*
X277705Y173952D02*
X278894D01*
X278299Y173357D02*
Y174546D01*
X277705Y175920D02*
X278894D01*
X278299Y175326D02*
Y176515D01*
X651192Y172490D02*
X652381D01*
X651786Y171896D02*
Y173085D01*
X647255Y172490D02*
X648444D01*
X647849Y171896D02*
Y173085D01*
X282741Y163952D02*
X283930D01*
X283335Y163357D02*
Y164546D01*
X282741Y165920D02*
X283930D01*
X283335Y165326D02*
Y166515D01*
X643279Y168554D02*
X644467D01*
X643873Y167960D02*
Y169149D01*
X639341Y168554D02*
X640530D01*
X639936Y167960D02*
Y169149D01*
X277792Y153952D02*
X278981D01*
X278387Y153357D02*
Y154546D01*
X277792Y155920D02*
X278981D01*
X278387Y155326D02*
Y156515D01*
X651153Y164617D02*
X652342D01*
X651747Y164023D02*
Y165212D01*
X647216Y164617D02*
X648405D01*
X647810Y164023D02*
Y165212D01*
M02*
G04*
G04 #@! TF.GenerationSoftware,Altium Limited,Altium Designer,21.8.1 (53)*
G04*
G04 Layer_Color=16711935*
%FSLAX25Y25*%
%MOIN*%
G70*
G04*
G04 #@! TF.SameCoordinates,A1AE4060-B53B-4171-95B2-E8D2D30D7E40*
G04*
G04*
G04 #@! TF.FilePolarity,Positive*
G04*
G01*
G75*
%ADD411C,0.05000*%
D411*
X23622Y349606D02*
G03*
X15748Y357480I-7874J0D01*
G01*
Y115551D02*
G03*
X23622Y123425I0J7874D01*
G01*
X188583Y311220D02*
G03*
X184646Y315157I-3937J0D01*
G01*
Y162008D02*
G03*
X188583Y165945I0J3937D01*
G01*
X0Y115551D02*
X0Y-0D01*
X0Y357480D02*
Y393701D01*
X0Y357480D02*
X15748D01*
X0Y115551D02*
X15748D01*
X23622Y332086D02*
Y349606D01*
Y332086D02*
X40551Y315157D01*
X188583Y165945D02*
Y311220D01*
X40453Y315157D02*
X184646Y315157D01*
X40551Y162008D02*
X184646D01*
X23622Y145079D02*
X40551Y162008D01*
X23622Y123425D02*
Y145079D01*
X0Y-0D02*
X858421D01*
X866294Y7873D01*
X858421Y393701D02*
X866294Y385828D01*
Y7873D02*
Y385828D01*
X0Y393701D02*
X858421D01*
M02*
DRC Rules Export File for PCB: C:\Users\PS\Documents\CTI\DIOT\OHWR_repo\diot-sb-zu\hw\pcb\DIOT_System_Board.PcbDoc
RuleKind=SolderMaskExpansion|RuleName=SolderMaskExpansion_IRPS|Scope=Board|Minimum=-0.43
RuleKind=Clearance|RuleName=Clearance_copper_balance|Scope=Board|Minimum=9.84
RuleKind=Clearance|RuleName=Clearance_HS|Scope=Board|Minimum=3.15
RuleKind=Clearance|RuleName=Clearance_NPTH|Scope=Board|Minimum=27.56
RuleKind=Clearance|RuleName=Clearance_poly_diff|Scope=Board|Minimum=19.69
RuleKind=Clearance|RuleName=Clearance_SE50|Scope=Board|Minimum=23.62
RuleKind=Clearance|RuleName=Clearance_DDR|Scope=Board|Minimum=39.37
RuleKind=Width|RuleName=Width_SE40|Scope=Board|Minimum=4.72
RuleKind=Width|RuleName=Width_NAND Flash|Scope=Board|Minimum=3.15
RuleKind=Clearance|RuleName=Clearance_Poly|Scope=Board|Minimum=10.00
RuleKind=ShortCircuit|RuleName=ShortCircuit|Scope=Board|Allowed=0
RuleKind=SolderMaskExpansion|RuleName=SolderMaskExpansion|Scope=Board|Minimum=0.00
RuleKind=Width|RuleName=Width_SE50|Scope=Board|Minimum=2.97
RuleKind=Clearance|RuleName=Clearance|Scope=Board|Minimum=3.15
RuleKind=MinimumAnnularRing|RuleName=MinimumAnnularRing_Via|Scope=Board|Minimum=3.94
RuleKind=ShortCircuit|RuleName=ShortCircuit_NT|Scope=Board|Allowed=1
RuleKind=Clearance|RuleName=Clearance_NT|Scope=Board|Minimum=0.00
RuleKind=MinimumAnnularRing|RuleName=MinimumAnnularRing|Scope=Board|Minimum=7.80
M48
;Layer_Color=9474304
;FILE_FORMAT=4:4
METRIC,LZ
;TYPE=PLATED
T3F00S00C0.3500
;TYPE=NON_PLATED
%
G90
G05
T03
G00X002075Y0005005
M15
G01Y0004355
M16
G00X00279Y0005005
M15
G01Y0004355
M16
M17
M30
Layer Pairs Export File for PCB: C:\Users\PS\Documents\CTI\DIOT\OHWR_repo\diot-sb-zu\hw\pcb\DIOT_System_Board.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=diot_system_board-roundholes.txt|DrillLayers=gtl,gp1,g1,gp2,g2,gp3,g3,g4,gp4,g5,gp5,g6,gp6,gbl
LayersSetName=Top_Bot_Slot_Holes|DrillFile=diot_system_board-slotholes.txt|DrillLayers=gtl,gp1,g1,gp2,g2,gp3,g3,g4,gp4,g5,gp5,g6,gp6,gbl
LayersSetName=L3_Bot_Blind_Vias|DrillFile=diot_system_board-roundholes.tx5|DrillLayers=g1,gp2,g2,gp3,g3,g4,gp4,g5,gp5,g6,gp6,gbl
LayersSetName=L5_Bot_Blind_Vias|DrillFile=diot_system_board-roundholes.tx6|DrillLayers=g2,gp3,g3,g4,gp4,g5,gp5,g6,gp6,gbl
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment