Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
DIOT Igloo2-based radiation-tolerant System Board
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
3
Issues
3
List
Board
Labels
Milestones
Merge Requests
1
Merge Requests
1
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
DIOT Igloo2-based radiation-tolerant System Board
Issues
Open
0
Closed
19
All
19
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Last updated
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
V1 - No link to project sources on the PCB silkscreen
#125
· opened
Jun 21, 2021
by
Erik van der Bij
v2.0
cosmetics
Layout
CLOSED
1
updated
Mar 30, 2023
Fix OD_2V5C and OD_2V5D net labels
#129
· opened
Sep 29, 2021
by
Tristan Gingold
cosmetics
CLOSED
2
updated
Dec 01, 2022
Silkscreen licensing, EDA number and logo
#87
· opened
May 07, 2021
by
Grzegorz Daniluk
layout v1.0
cosmetics
CLOSED
3
updated
May 19, 2021
Colouring of harness, wires, comments should take into account accessibility for color vision deficiency
#41
· opened
Nov 05, 2020
by
Spyridon Georgakakis
sch v1.0
cosmetics
CLOSED
4
updated
Dec 03, 2020
Net Identifier scope and Hierarcy
#35
· opened
Nov 05, 2020
by
Spyridon Georgakakis
sch v1.0
cosmetics
CLOSED
2
updated
Dec 03, 2020
FMC: add a note saying which LA_D are connected to FPGA differential-capable bank, it's not all of them
#68
· opened
Nov 16, 2020
by
Grzegorz Daniluk
sch v1.0
cosmetics
CLOSED
1
updated
Nov 16, 2020
FPGA_Banks_1_2: add a note next to Bank1 saying it cannot handle LVDS therefore swapping signals with other banks shall be avoided
#66
· opened
Nov 16, 2020
by
Grzegorz Daniluk
sch v1.0
cosmetics
CLOSED
3
updated
Nov 16, 2020
FPGA Pin D24 is not an I/O.
#48
· opened
Nov 05, 2020
by
Spyridon Georgakakis
sch v1.0
cosmetics
CLOSED
2
updated
Nov 12, 2020
aligning net labels
#31
· opened
Oct 27, 2020
by
Grzegorz Daniluk
sch v1.0
cosmetics
CLOSED
1
updated
Nov 11, 2020
P connectors index should also include what is decided to be used within DIOT functionality
#42
· opened
Nov 05, 2020
by
Spyridon Georgakakis
sch v1.0
cosmetics
CLOSED
3
updated
Nov 11, 2020
Unify harness representation in schematics
#36
· opened
Nov 05, 2020
by
Spyridon Georgakakis
sch v1.0
cosmetics
CLOSED
0
updated
Nov 10, 2020
Use one sheet symbol and schematic for each connector and/or FPGA Banks
#37
· opened
Nov 05, 2020
by
Spyridon Georgakakis
sch v1.0
cosmetics
CLOSED
2
updated
Nov 10, 2020
Maybe add a Power-up sequence diagram?
#40
· opened
Nov 05, 2020
by
Spyridon Georgakakis
sch v1.0
cosmetics
CLOSED
0
updated
Nov 10, 2020
FMC net naming does not follow _P _N naming convention
#47
· opened
Nov 05, 2020
by
Spyridon Georgakakis
sch v1.0
cosmetics
CLOSED
3
updated
Nov 10, 2020
Jtag Chain needs a block diagram for visualization
#39
· opened
Nov 05, 2020
by
Spyridon Georgakakis
sch v1.0
cosmetics
CLOSED
5
updated
Nov 10, 2020
backplane signal names
4 of 4 tasks completed
#4
· opened
Oct 23, 2020
by
Grzegorz Daniluk
sch v1.0
cosmetics
CLOSED
0
updated
Nov 06, 2020
Explanatory heading is missing from some design shcematic pages.
#38
· opened
Nov 05, 2020
by
Spyridon Georgakakis
sch v1.0
cosmetics
CLOSED
7
updated
Nov 06, 2020
FPGA decoupling capacitors on dedicated sheet
#8
· opened
Oct 23, 2020
by
Paul PERONNARD
sch v1.0
cosmetics
CLOSED
1
updated
Nov 03, 2020
relicense to CERN-OHL-W v2
#32
· opened
Oct 27, 2020
by
Grzegorz Daniluk
sch v1.0
cosmetics
CLOSED
0
updated
Oct 27, 2020