Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
DIOT Igloo2-based radiation-tolerant System Board
DIOT Igloo2-based radiation-tolerant System Board
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 4
    • Issues 4
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • CI / CD
    • CI / CD
    • Pipelines
    • Jobs
    • Schedules
    • Charts
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Jobs
  • Commits
  • Issue Boards
  • Projects
  • DIOT Igloo2-based radiation-tolerant System BoardDIOT Igloo2-based radiation-tolerant System Board
  • Wiki
  • Home

Home

Last edited by Tristan Gingold Jul 01, 2022
Page history

DI/OT Igloo2-based Radiation-tolerant System Board

Project description

The DI/OT System Board is one of the main components of the Distributed I/O Tier project ecosystem. It is mechanically and electrically compliant with the Compact PCI Serial standard (CPCI-S.0).

The DI/OT Radiation-tolerant System Board controls the DI/OT crate in radiation-exposed (or cost-sensitive applications, as an simpler alternative to the default, powerful Zynq Ultrascale-based System Board), offering low-speed communication with the Peripheral Boards over the backplane and with the higher layers of the control system using an FMC nanoFIP, or some other radiation-tolerant fieldbus, mounted on its FMC connector.

DIOT_radtol_SB

Related links and documents

  • Official production files: EDMS EDA-04326
  • Board specification
  • First schematic review

Contacts

  • Greg Daniluk - CERN
  • Christos Gentsos - CERN

Status

Date Event
22-05-2020 Project created, gathering specifications
26-05-2020 First draft of the specifications
28-08-2020 Schematic drawing started
12-04-2021 PCB layout being made
07-05-2021 PCB layout reviewed
15-06-2021 PCB layout finalised, production of prototypes starts
21-07-2021 Assembled prototypes received, board bring-up starts
14-01-2022 Successful functional evaluation of first 10 prototypes
01-06-2022 Radiation tests in Charm

Clone repository
  • Board specification
  • Charm test 3
  • First schematic review
  • Home
  • Images
  • Remote fpga reflashing
  • V1.0 layout review
  • Charm test 1
  • Files
  • Testing first prototypes
  • charm-test-3
    • Plc cpu freeze
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.