Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
DIOT Igloo2-based radiation-tolerant System Board
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
17
Issues
17
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
DIOT Igloo2-based radiation-tolerant System Board
Issues
Open
17
Closed
121
All
138
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
FEAST is EOL, shall we use bPOL12V instead?
#138
· opened
Jan 18, 2022
by
Grzegorz Daniluk
v1.1
critical
0
updated
Jan 18, 2022
Use net before shunt resistor for powering the current sense differential amplifier
#137
· opened
Nov 29, 2021
by
Christos Gentsos
v1.1
minor
0
updated
Nov 29, 2021
Replace OPA192 with OPA2192
#136
· opened
Nov 04, 2021
by
Christos Gentsos
v1.1
improvement
0
updated
Nov 04, 2021
Revisit pcb version
#133
· opened
Oct 12, 2021
by
Tristan Gingold
improvement
0
updated
Nov 01, 2021
Triplicate clock input
#132
· opened
Oct 05, 2021
by
Tristan Gingold
improvement
0
updated
Nov 01, 2021
Add a reset button (for debugging)
#131
· opened
Sep 30, 2021
by
Tristan Gingold
improvement
1
updated
Oct 05, 2021
Add a 3 pin header to connect a UART for debugging
#130
· opened
Sep 29, 2021
by
Tristan Gingold
improvement
0
updated
Sep 30, 2021
Fix OD_2V5C and OD_2V5D net labels
#129
· opened
Sep 29, 2021
by
Tristan Gingold
cosmetics
1
updated
Nov 05, 2021
Make FMC JTAG pull-{up,down} resistors unmounted by default
#128
· opened
Sep 28, 2021
by
Christos Gentsos
v1.1
improvement
0
updated
Sep 28, 2021
investigate adding current limiter for FPGA core to prevent destructive SELs
#127
· opened
Sep 21, 2021
by
Grzegorz Daniluk
v1.1
improvement
0
updated
Nov 02, 2021
add de-latching circuit to monitor FPGA core current
#126
· opened
Sep 21, 2021
by
Grzegorz Daniluk
v1.1
improvement
1
updated
Nov 02, 2021
V1 - No link to project sources on the PCB silkscreen
#125
· opened
Jun 21, 2021
by
Erik van der Bij
cosmetics
0
updated
Nov 01, 2021
front panel LEDs too short to reach the front panel
#124
· opened
Jun 21, 2021
by
Grzegorz Daniluk
v1.1
minor
0
updated
Nov 05, 2021
Height of components on bottom layer
#121
· opened
May 18, 2021
by
Spyridon Georgakakis
layout v1.0
improvement
1
updated
Nov 01, 2021
No stock for some components, can we replace them?
3 of 3 tasks completed
#74
· opened
Mar 26, 2021
by
Grzegorz Daniluk
layout v1.0
critical
10
updated
Apr 01, 2021
MURATA DLW5BSN191SQ2L (L1) is obsolete and impossible to buy
#73
· opened
Mar 26, 2021
by
Grzegorz Daniluk
layout v1.0
critical
3
updated
Apr 01, 2021
power cycle pulse generator
#9
· opened
Oct 23, 2020
by
Paul PERONNARD
layout v1.0
critical
0
updated
Nov 16, 2020