Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
DIOT Igloo2-based radiation-tolerant System Board
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
3
Issues
3
List
Board
Labels
Milestones
Merge Requests
1
Merge Requests
1
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
DIOT Igloo2-based radiation-tolerant System Board
Issues
Open
3
Closed
171
All
174
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
MONIMOD I2C lines close to monitoring signals
#114
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
0
updated
May 19, 2021
Stray Lines and Via on FMC-JTAG.TMS line
#113
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
1
updated
May 18, 2021
DC blocking caps routing
#112
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
0
updated
May 19, 2021
Missing return vias (GND Vias) on serdes signals
#111
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
1
updated
May 17, 2021
Placement of SERDES resistor and decoupling cap.
#110
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
0
updated
May 19, 2021
Skew compensation
#109
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
0
updated
May 17, 2021
Vias sharing and decoupling caps net width
#108
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
1
updated
May 21, 2021
Stray line on SD_PLL_VSSA
#107
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
1
updated
May 17, 2021
Routing of VDDPLL and PLLVSSA should be done with Planes not traces
#106
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
0
updated
May 21, 2021
Decoupling Caps for FPGA are using Vias on Pads that are not Capped and Filled.
#105
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
0
updated
May 17, 2021
Stray track on PPERIPH net and Keep out region
#104
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
1
updated
May 17, 2021
Acid Traps
#103
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
0
updated
May 19, 2021
PGOOD.P3V3 Splits polygon
#102
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
0
updated
May 17, 2021
Analog power filtering area
#101
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
1
updated
May 21, 2021
IC6: TPS7A4533 Does not have enough copper at Pad 6 for heat dissipation.
#100
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
minor
CLOSED
1
updated
May 17, 2021
IC20 and IC34 : TPS7A4901 Layout guidelines are not respected
#99
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
0
updated
May 20, 2021
L1 Common mode choke connection is not ok
#98
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
0
updated
May 17, 2021
Power dissipation of LT3083 for 2.5V
#97
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
0
updated
May 17, 2021
P2V5 supply not well connected
#96
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
1
updated
May 17, 2021
P12V_CPCIS net needs a plane or more copper.
#95
· opened
May 17, 2021
by
Spyridon Georgakakis
layout v1.0
CLOSED
1
updated
May 17, 2021
« First
Prev
1
2
3
4
5
6
7
8
…
Next
Last »