Skip to content

DIOT Monitoring Module
DIOT Monitoring Module
Commit 628f36ee authored by Christos Gentsos's avatar Christos Gentsos
Browse files
Options

Main: only enable 48MHz clock generator when USB is enabled

parent 9e119357
Hide whitespace changes
Inline Side-by-side
Showing with 12 additions and 0 deletions
main_fw/atmel_start_prj/config/hpl_gclk_config.h
View file @ 628f36ee
......@@ -159,7 +159,11 @@
// <i> Indicates whether generic clock 2 configuration is enabled or not
// <id> enable_gclk_gen_2
#ifndef CONF_GCLK_GENERATOR_2_CONFIG
#ifdef USB_ENABLE
#define CONF_GCLK_GENERATOR_2_CONFIG 1
#else
#define CONF_GCLK_GENERATOR_2_CONFIG 0
#endif
#endif
// <h> Generic Clock Generator Control
......@@ -167,7 +171,11 @@
// <i> Indicates whether Run in Standby is enabled or not
// <id> gclk_arch_gen_2_RUNSTDBY
#ifndef CONF_GCLK_GEN_2_RUNSTDBY
#ifdef USB_ENABLE
#define CONF_GCLK_GEN_2_RUNSTDBY 1
#else
#define CONF_GCLK_GEN_2_RUNSTDBY 0
#endif
#endif
// <q> Divide Selection
......@@ -202,7 +210,11 @@
// <i> Indicates whether Generic Clock Generator Enable is enabled or not
// <id> gclk_arch_gen_2_enable
#ifndef CONF_GCLK_GEN_2_GENEN
#ifdef USB_ENABLE
#define CONF_GCLK_GEN_2_GENEN 1
#else
#define CONF_GCLK_GEN_2_GENEN 0
#endif
#endif
// <y> Generic clock generator 2 source
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment