Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
DIOT Monitoring Module
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
6
Issues
6
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
DIOT Monitoring Module
Commits
3266b9f4
Commit
3266b9f4
authored
Jun 23, 2022
by
Adam Wujek
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
bootloader/atmel_start: use external oscillator
Signed-off-by:
Adam Wujek
<
dev_public@wujek.eu
>
parent
c92141c6
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
10 additions
and
10 deletions
+10
-10
atmel_start_config.atstart
bootloader/atmel_start_prj/atmel_start_config.atstart
+5
-5
hpl_gclk_config.h
bootloader/atmel_start_prj/config/hpl_gclk_config.h
+1
-1
hpl_sysctrl_config.h
bootloader/atmel_start_prj/config/hpl_sysctrl_config.h
+4
-4
No files found.
bootloader/atmel_start_prj/atmel_start_config.atstart
View file @
3266b9f4
...
...
@@ -99,7 +99,7 @@ drivers:
gclk_gen_0_oscillator: Digital Frequency Locked Loop (DFLL48M)
gclk_gen_1_div: 256
gclk_gen_1_div_sel: false
gclk_gen_1_oscillator:
8MHz Internal Oscillator (OSC8M
)
gclk_gen_1_oscillator:
External Crystal Oscillator 0.4-32MHz (XOSC
)
gclk_gen_2_div: 1
gclk_gen_2_div_sel: false
gclk_gen_2_oscillator: Digital Frequency Locked Loop (DFLL48M)
...
...
@@ -506,9 +506,9 @@ drivers:
enable_dfll48m: true
enable_fdpll96m: false
enable_osc32k: false
enable_osc8m:
tru
e
enable_osc8m:
fals
e
enable_osculp32k: false
enable_xosc:
fals
e
enable_xosc:
tru
e
enable_xosc32k: false
fdpll96m_arch_enable: false
fdpll96m_arch_lbypass: true
...
...
@@ -528,7 +528,7 @@ drivers:
osc32k_arch_startup: 3 Clock Cycles (92us)
osc32k_arch_wrtlock: false
osc8m_arch_calib: 0
osc8m_arch_enable:
tru
e
osc8m_arch_enable:
fals
e
osc8m_arch_ondemand: true
osc8m_arch_overwrite_calibration: false
osc8m_arch_runstdby: true
...
...
@@ -546,7 +546,7 @@ drivers:
xosc32k_arch_wrtlock: false
xosc32k_arch_xtalen: true
xosc_arch_ampgc: true
xosc_arch_enable:
fals
e
xosc_arch_enable:
tru
e
xosc_arch_gain: 8Mhz
xosc_arch_ondemand: false
xosc_arch_runstdby: true
...
...
bootloader/atmel_start_prj/config/hpl_gclk_config.h
View file @
3266b9f4
...
...
@@ -142,7 +142,7 @@
// <i> This defines the clock source for generic clock generator 1
// <id> gclk_gen_1_oscillator
#ifndef CONF_GCLK_GEN_1_SRC
#define CONF_GCLK_GEN_1_SRC GCLK_GENCTRL_SRC_
OSC8M
#define CONF_GCLK_GEN_1_SRC GCLK_GENCTRL_SRC_
XOSC
#endif
// </h>
...
...
bootloader/atmel_start_prj/config/hpl_sysctrl_config.h
View file @
3266b9f4
...
...
@@ -46,7 +46,7 @@
// <i> Indicates whether configuration for OSC8M is enabled or not
// <id> enable_osc8m
#ifndef CONF_OSC8M_CONFIG
#define CONF_OSC8M_CONFIG
1
#define CONF_OSC8M_CONFIG
0
#endif
// <h> 8MHz Internal Oscillator (OSC8M) Control
...
...
@@ -54,7 +54,7 @@
// <i> Indicates whether Internal 8 Mhz Oscillator is enabled or not
// <id> osc8m_arch_enable
#ifndef CONF_OSC8M_ENABLE
#define CONF_OSC8M_ENABLE
1
#define CONF_OSC8M_ENABLE
0
#endif
// <q> On Demand Control
...
...
@@ -284,7 +284,7 @@
// <i> Indicates whether configuration for External Multipurpose Osc is enabled or not
// <id> enable_xosc
#ifndef CONF_XOSC_CONFIG
#define CONF_XOSC_CONFIG
0
#define CONF_XOSC_CONFIG
1
#endif
// <o> Frequency <400000-32000000>
...
...
@@ -299,7 +299,7 @@
// <i> Indicates whether External Multipurpose Oscillator is enabled or not
// <id> xosc_arch_enable
#ifndef CONF_XOSC_ENABLE
#define CONF_XOSC_ENABLE
0
#define CONF_XOSC_ENABLE
1
#endif
// <q> On Demand
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment