Commit c92141c6 authored by Adam Wujek's avatar Adam Wujek

main_fw/atmel_start: use external oscillator

Signed-off-by: 's avatarAdam Wujek <dev_public@wujek.eu>
parent 22e0d992
......@@ -396,7 +396,7 @@ drivers:
gclk_gen_0_oscillator: Digital Frequency Locked Loop (DFLL48M)
gclk_gen_1_div: 256
gclk_gen_1_div_sel: false
gclk_gen_1_oscillator: 8MHz Internal Oscillator (OSC8M)
gclk_gen_1_oscillator: External Crystal Oscillator 0.4-32MHz (XOSC)
gclk_gen_2_div: 1
gclk_gen_2_div_sel: false
gclk_gen_2_oscillator: Digital Frequency Locked Loop (DFLL48M)
......@@ -982,7 +982,7 @@ drivers:
enable_osc32k: false
enable_osc8m: true
enable_osculp32k: false
enable_xosc: false
enable_xosc: true
enable_xosc32k: false
fdpll96m_arch_enable: false
fdpll96m_arch_lbypass: true
......@@ -1020,7 +1020,7 @@ drivers:
xosc32k_arch_wrtlock: false
xosc32k_arch_xtalen: true
xosc_arch_ampgc: true
xosc_arch_enable: false
xosc_arch_enable: true
xosc_arch_gain: 8Mhz
xosc_arch_ondemand: false
xosc_arch_runstdby: true
......
......@@ -142,7 +142,7 @@
// <i> This defines the clock source for generic clock generator 1
// <id> gclk_gen_1_oscillator
#ifndef CONF_GCLK_GEN_1_SRC
#define CONF_GCLK_GEN_1_SRC GCLK_GENCTRL_SRC_OSC8M
#define CONF_GCLK_GEN_1_SRC GCLK_GENCTRL_SRC_XOSC
#endif
// </h>
......
......@@ -284,7 +284,7 @@
// <i> Indicates whether configuration for External Multipurpose Osc is enabled or not
// <id> enable_xosc
#ifndef CONF_XOSC_CONFIG
#define CONF_XOSC_CONFIG 0
#define CONF_XOSC_CONFIG 1
#endif
// <o> Frequency <400000-32000000>
......@@ -299,7 +299,7 @@
// <i> Indicates whether External Multipurpose Oscillator is enabled or not
// <id> xosc_arch_enable
#ifndef CONF_XOSC_ENABLE
#define CONF_XOSC_ENABLE 0
#define CONF_XOSC_ENABLE 1
#endif
// <q> On Demand
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment