Newer
Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 8
Title "Top level"
Date "2021-08-18"
Rev "0.3p-fan"
Comp "CERN, European Organization for Nuclear Research, CH-1211 Genève 23 - Switzerland"
Comment1 ""
Comment2 "Last modification: C. Gentsos (18.08.2021)"
Comment3 "Reviewed by:"
Comment4 "Designer: C. Gentsos"
$EndDescr
$Comp
L Pads:PLATED_HOLE2.7_PAD5.0 B1
U 1 1 610DC9DC
P 1000 7200
F 0 "B1" H 990 7305 50 0000 C CNN
F 1 "PLATED_HOLE2.7_PAD5.0" H 1000 7045 50 0001 L CNN
F 2 "Pads:MTG270_500" H 1000 6970 50 0001 L CNN
F 3 "Undefined" H 1000 6895 50 0001 L CNN
F 4 "Plated Hole" H 1000 6070 50 0001 L CNN "Family"
F 5 "PLATED_HOLE2.7_PAD5.0" H 1000 6820 50 0001 L CNN "Part Number"
F 6 "Single Terminal Socket" H 1000 6745 50 0001 L CNN "Library Ref"
F 7 "SchLib\\Pads.SchLib" H 1000 6670 50 0001 L CNN "Library Path"
F 8 " " H 1000 6595 50 0001 L CNN "Comment"
F 9 "Standard (No BOM)" H 1000 6520 50 0001 L CNN "Component Kind"
F 10 "Standard (No BOM)" H 1000 6445 50 0001 L CNN "Component Type"
F 11 "1" H 1000 6370 50 0001 L CNN "Pin Count"
F 12 " " H 1000 6295 50 0001 L CNN "Case"
F 13 "PcbLib\\Pads.PcbLib" H 1000 6220 50 0001 L CNN "Footprint Path"
F 14 "MTG270_500" H 1000 6145 50 0001 L CNN "Footprint Ref"
F 15 "No" H 1000 5995 50 0001 L CNN "Mounted"
F 16 "No" H 1000 5920 50 0001 L CNN "Socket"
F 17 "No" H 1000 5845 50 0001 L CNN "SMD"
F 18 "No" H 1000 5770 50 0001 L CNN "Sense"
F 19 " " H 1000 5695 50 0001 L CNN "Sense Comment"
F 20 "None" H 1000 5620 50 0001 L CNN "Status"
F 21 " " H 1000 5545 50 0001 L CNN "Status Comment"
F 22 " " H 1000 5470 50 0001 L CNN "SCEM"
F 23 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 1000 5395 50 0001 L CNN "Part Description"
F 24 " " H 1000 5320 50 0001 L CNN "Manufacturer"
F 25 " " H 1000 5245 50 0001 L CNN "Manufacturer Part Number"
F 26 "0mm" H 1000 5170 50 0001 L CNN "ComponentHeight"
F 27 " " H 1000 5095 50 0001 L CNN "Manufacturer1 Example"
F 28 " " H 1000 5020 50 0001 L CNN "Manufacturer1 Part Number"
F 29 " " H 1000 4945 50 0001 L CNN "Manufacturer1 ComponentHeight"
F 30 "Undefined" H 1000 4870 50 0001 L CNN "HelpURL"
F 31 " " H 1000 4795 50 0001 L CNN "ComponentLink1URL"
F 32 " " H 1000 4720 50 0001 L CNN "ComponentLink1Description"
F 33 " " H 1000 4645 50 0001 L CNN "ComponentLink2URL"
F 34 " " H 1000 4570 50 0001 L CNN "ComponentLink2Description"
F 35 "CERN DEM JMW" H 1000 4495 50 0001 L CNN "Author"
F 36 "09/27/11 00:00:00" H 1000 4420 50 0001 L CNN "CreateDate"
F 37 "09/27/11 00:00:00" H 1000 4345 50 0001 L CNN "LatestRevisionDate"
F 38 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 1000 4270 50 0001 L CNN "PackageDescription"
F 39 "Eletro-mechanical" H 1000 4195 50 0001 L CNN "Database Table Name"
F 40 "Pads" H 1000 4120 50 0001 L CNN "Library Name"
F 41 "Pads" H 1000 4045 50 0001 L CNN "Footprint Library"
F 42 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 1000 3970 50 0001 L CNN "License"
1 1000 7200
1 0 0 -1
$EndComp
$Comp
L Pads:PLATED_HOLE2.7_PAD5.0 B4
U 1 1 610E0BB2
P 1000 7400
F 0 "B4" H 990 7505 50 0000 C CNN
F 1 "PLATED_HOLE2.7_PAD5.0" H 1000 7245 50 0001 L CNN
F 2 "Pads:MTG270_500" H 1000 7170 50 0001 L CNN
F 3 "Undefined" H 1000 7095 50 0001 L CNN
F 4 "Plated Hole" H 1000 6270 50 0001 L CNN "Family"
F 5 "PLATED_HOLE2.7_PAD5.0" H 1000 7020 50 0001 L CNN "Part Number"
F 6 "Single Terminal Socket" H 1000 6945 50 0001 L CNN "Library Ref"
F 7 "SchLib\\Pads.SchLib" H 1000 6870 50 0001 L CNN "Library Path"
F 8 " " H 1000 6795 50 0001 L CNN "Comment"
F 9 "Standard (No BOM)" H 1000 6720 50 0001 L CNN "Component Kind"
F 10 "Standard (No BOM)" H 1000 6645 50 0001 L CNN "Component Type"
F 11 "1" H 1000 6570 50 0001 L CNN "Pin Count"
F 12 " " H 1000 6495 50 0001 L CNN "Case"
F 13 "PcbLib\\Pads.PcbLib" H 1000 6420 50 0001 L CNN "Footprint Path"
F 14 "MTG270_500" H 1000 6345 50 0001 L CNN "Footprint Ref"
F 15 "No" H 1000 6195 50 0001 L CNN "Mounted"
F 16 "No" H 1000 6120 50 0001 L CNN "Socket"
F 17 "No" H 1000 6045 50 0001 L CNN "SMD"
F 18 "No" H 1000 5970 50 0001 L CNN "Sense"
F 19 " " H 1000 5895 50 0001 L CNN "Sense Comment"
F 20 "None" H 1000 5820 50 0001 L CNN "Status"
F 21 " " H 1000 5745 50 0001 L CNN "Status Comment"
F 22 " " H 1000 5670 50 0001 L CNN "SCEM"
F 23 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 1000 5595 50 0001 L CNN "Part Description"
F 24 " " H 1000 5520 50 0001 L CNN "Manufacturer"
F 25 " " H 1000 5445 50 0001 L CNN "Manufacturer Part Number"
F 26 "0mm" H 1000 5370 50 0001 L CNN "ComponentHeight"
F 27 " " H 1000 5295 50 0001 L CNN "Manufacturer1 Example"
F 28 " " H 1000 5220 50 0001 L CNN "Manufacturer1 Part Number"
F 29 " " H 1000 5145 50 0001 L CNN "Manufacturer1 ComponentHeight"
F 30 "Undefined" H 1000 5070 50 0001 L CNN "HelpURL"
F 31 " " H 1000 4995 50 0001 L CNN "ComponentLink1URL"
F 32 " " H 1000 4920 50 0001 L CNN "ComponentLink1Description"
F 33 " " H 1000 4845 50 0001 L CNN "ComponentLink2URL"
F 34 " " H 1000 4770 50 0001 L CNN "ComponentLink2Description"
F 35 "CERN DEM JMW" H 1000 4695 50 0001 L CNN "Author"
F 36 "09/27/11 00:00:00" H 1000 4620 50 0001 L CNN "CreateDate"
F 37 "09/27/11 00:00:00" H 1000 4545 50 0001 L CNN "LatestRevisionDate"
F 38 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 1000 4470 50 0001 L CNN "PackageDescription"
F 39 "Eletro-mechanical" H 1000 4395 50 0001 L CNN "Database Table Name"
F 40 "Pads" H 1000 4320 50 0001 L CNN "Library Name"
F 41 "Pads" H 1000 4245 50 0001 L CNN "Footprint Library"
F 42 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 1000 4170 50 0001 L CNN "License"
1 1000 7400
1 0 0 -1
$EndComp
$Comp
L Pads:PLATED_HOLE2.7_PAD5.0 B2
U 1 1 610E1472
P 1450 7200
F 0 "B2" H 1440 7305 50 0000 C CNN
F 1 "PLATED_HOLE2.7_PAD5.0" H 1450 7045 50 0001 L CNN
F 2 "Pads:MTG270_500" H 1450 6970 50 0001 L CNN
F 3 "Undefined" H 1450 6895 50 0001 L CNN
F 4 "Plated Hole" H 1450 6070 50 0001 L CNN "Family"
F 5 "PLATED_HOLE2.7_PAD5.0" H 1450 6820 50 0001 L CNN "Part Number"
F 6 "Single Terminal Socket" H 1450 6745 50 0001 L CNN "Library Ref"
F 7 "SchLib\\Pads.SchLib" H 1450 6670 50 0001 L CNN "Library Path"
F 8 " " H 1450 6595 50 0001 L CNN "Comment"
F 9 "Standard (No BOM)" H 1450 6520 50 0001 L CNN "Component Kind"
F 10 "Standard (No BOM)" H 1450 6445 50 0001 L CNN "Component Type"
F 11 "1" H 1450 6370 50 0001 L CNN "Pin Count"
F 12 " " H 1450 6295 50 0001 L CNN "Case"
F 13 "PcbLib\\Pads.PcbLib" H 1450 6220 50 0001 L CNN "Footprint Path"
F 14 "MTG270_500" H 1450 6145 50 0001 L CNN "Footprint Ref"
F 15 "No" H 1450 5995 50 0001 L CNN "Mounted"
F 16 "No" H 1450 5920 50 0001 L CNN "Socket"
F 17 "No" H 1450 5845 50 0001 L CNN "SMD"
F 18 "No" H 1450 5770 50 0001 L CNN "Sense"
F 19 " " H 1450 5695 50 0001 L CNN "Sense Comment"
F 20 "None" H 1450 5620 50 0001 L CNN "Status"
F 21 " " H 1450 5545 50 0001 L CNN "Status Comment"
F 22 " " H 1450 5470 50 0001 L CNN "SCEM"
F 23 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 1450 5395 50 0001 L CNN "Part Description"
F 24 " " H 1450 5320 50 0001 L CNN "Manufacturer"
F 25 " " H 1450 5245 50 0001 L CNN "Manufacturer Part Number"
F 26 "0mm" H 1450 5170 50 0001 L CNN "ComponentHeight"
F 27 " " H 1450 5095 50 0001 L CNN "Manufacturer1 Example"
F 28 " " H 1450 5020 50 0001 L CNN "Manufacturer1 Part Number"
F 29 " " H 1450 4945 50 0001 L CNN "Manufacturer1 ComponentHeight"
F 30 "Undefined" H 1450 4870 50 0001 L CNN "HelpURL"
F 31 " " H 1450 4795 50 0001 L CNN "ComponentLink1URL"
F 32 " " H 1450 4720 50 0001 L CNN "ComponentLink1Description"
F 33 " " H 1450 4645 50 0001 L CNN "ComponentLink2URL"
F 34 " " H 1450 4570 50 0001 L CNN "ComponentLink2Description"
F 35 "CERN DEM JMW" H 1450 4495 50 0001 L CNN "Author"
F 36 "09/27/11 00:00:00" H 1450 4420 50 0001 L CNN "CreateDate"
F 37 "09/27/11 00:00:00" H 1450 4345 50 0001 L CNN "LatestRevisionDate"
F 38 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 1450 4270 50 0001 L CNN "PackageDescription"
F 39 "Eletro-mechanical" H 1450 4195 50 0001 L CNN "Database Table Name"
F 40 "Pads" H 1450 4120 50 0001 L CNN "Library Name"
F 41 "Pads" H 1450 4045 50 0001 L CNN "Footprint Library"
F 42 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 1450 3970 50 0001 L CNN "License"
1 1450 7200
1 0 0 -1
$EndComp
$Comp
L Pads:PLATED_HOLE2.7_PAD5.0 B3
U 1 1 610E199C
P 1650 7300
F 0 "B3" H 1640 7405 50 0000 C CNN
F 1 "PLATED_HOLE2.7_PAD5.0" H 1650 7145 50 0001 L CNN
F 2 "Pads:MTG270_500" H 1650 7070 50 0001 L CNN
F 3 "Undefined" H 1650 6995 50 0001 L CNN
F 4 "Plated Hole" H 1650 6170 50 0001 L CNN "Family"
F 5 "PLATED_HOLE2.7_PAD5.0" H 1650 6920 50 0001 L CNN "Part Number"
F 6 "Single Terminal Socket" H 1650 6845 50 0001 L CNN "Library Ref"
F 7 "SchLib\\Pads.SchLib" H 1650 6770 50 0001 L CNN "Library Path"
F 8 " " H 1650 6695 50 0001 L CNN "Comment"
F 9 "Standard (No BOM)" H 1650 6620 50 0001 L CNN "Component Kind"
F 10 "Standard (No BOM)" H 1650 6545 50 0001 L CNN "Component Type"
F 11 "1" H 1650 6470 50 0001 L CNN "Pin Count"
F 12 " " H 1650 6395 50 0001 L CNN "Case"
F 13 "PcbLib\\Pads.PcbLib" H 1650 6320 50 0001 L CNN "Footprint Path"
F 14 "MTG270_500" H 1650 6245 50 0001 L CNN "Footprint Ref"
F 15 "No" H 1650 6095 50 0001 L CNN "Mounted"
F 16 "No" H 1650 6020 50 0001 L CNN "Socket"
F 17 "No" H 1650 5945 50 0001 L CNN "SMD"
F 18 "No" H 1650 5870 50 0001 L CNN "Sense"
F 19 " " H 1650 5795 50 0001 L CNN "Sense Comment"
F 20 "None" H 1650 5720 50 0001 L CNN "Status"
F 21 " " H 1650 5645 50 0001 L CNN "Status Comment"
F 22 " " H 1650 5570 50 0001 L CNN "SCEM"
F 23 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 1650 5495 50 0001 L CNN "Part Description"
F 24 " " H 1650 5420 50 0001 L CNN "Manufacturer"
F 25 " " H 1650 5345 50 0001 L CNN "Manufacturer Part Number"
F 26 "0mm" H 1650 5270 50 0001 L CNN "ComponentHeight"
F 27 " " H 1650 5195 50 0001 L CNN "Manufacturer1 Example"
F 28 " " H 1650 5120 50 0001 L CNN "Manufacturer1 Part Number"
F 29 " " H 1650 5045 50 0001 L CNN "Manufacturer1 ComponentHeight"
F 30 "Undefined" H 1650 4970 50 0001 L CNN "HelpURL"
F 31 " " H 1650 4895 50 0001 L CNN "ComponentLink1URL"
F 32 " " H 1650 4820 50 0001 L CNN "ComponentLink1Description"
F 33 " " H 1650 4745 50 0001 L CNN "ComponentLink2URL"
F 34 " " H 1650 4670 50 0001 L CNN "ComponentLink2Description"
F 35 "CERN DEM JMW" H 1650 4595 50 0001 L CNN "Author"
F 36 "09/27/11 00:00:00" H 1650 4520 50 0001 L CNN "CreateDate"
F 37 "09/27/11 00:00:00" H 1650 4445 50 0001 L CNN "LatestRevisionDate"
F 38 "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm" H 1650 4370 50 0001 L CNN "PackageDescription"
F 39 "Eletro-mechanical" H 1650 4295 50 0001 L CNN "Database Table Name"
F 40 "Pads" H 1650 4220 50 0001 L CNN "Library Name"
F 41 "Pads" H 1650 4145 50 0001 L CNN "Footprint Library"
F 42 "This work is licensed under the Creative Commons CC-BY-SA 4.0 License. To the extent that circuit schematics that use Licensed Material can be considered to be ‘Adapted Material’, then the copyright holder waives article 3.b of the license with respect to these schematics." H 1650 4070 50 0001 L CNN "License"
1 1650 7300
1 0 0 -1
$EndComp
$Sheet
S 8100 4550 1900 650
U 610F04CF
F0 "fan driver 2" 50
F1 "fan_mosfets-fantray.sch" 50
F2 "Fan_ctrl_h" I L 8100 4750 50
F3 "Fan_out" O R 10000 4750 50
F4 "Fan_ctrl_l" I L 8100 4850 50
F5 "I_fan" U R 10000 4950 50
$EndSheet
$Sheet
S 8100 5550 1900 650
U 610F208B
F0 "fan driver 3" 50
F1 "fan_mosfets-fantray.sch" 50
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
F2 "Fan_ctrl_h" I L 8100 5700 50
F3 "Fan_out" O R 10000 5700 50
F4 "Fan_ctrl_l" I L 8100 5800 50
F5 "I_fan" U R 10000 5900 50
$EndSheet
$Sheet
S 4450 2150 1950 600
U 6110E456
F0 "Analog" 50
F1 "analog-fantray.sch" 50
F2 "I_adc[1..3]" O R 6400 2450 50
F3 "I_fan[1..3]" U L 4450 2300 50
F4 "V_adc[1..2]" U R 6400 2300 50
F5 "T_adc1" U R 6400 2600 50
$EndSheet
Text Label 10400 3700 2 50 ~ 0
Fan_out1
Wire Wire Line
10400 3700 10000 3700
Text Label 10400 4750 2 50 ~ 0
Fan_out2
Wire Wire Line
10400 4750 10000 4750
Text Label 10400 5700 2 50 ~ 0
Fan_out3
Wire Wire Line
10400 5700 10000 5700
$Sheet
S 4450 3350 1950 2700
U 613289C2
F0 "uC" 50
F1 "uC-fantray.sch" 50
F2 "m_scl" B L 4450 3650 50
F3 "m_sda" B L 4450 3750 50
F4 "swclk" I L 4450 3950 50
F5 "swdio" B L 4450 4050 50
F6 "rst_n" I L 4450 4250 50
F7 "T_adc1" I L 4450 4650 50
F8 "VI_adc[1..3]" I L 4450 4550 50
F9 "V_adc[1..2]" I L 4450 4450 50
F10 "Fan_tacho[1..3]" I R 6400 4150 50
F11 "Fan_ctrl_h[1..3]" O R 6400 3550 50
F12 "Fan_ctrl_l[1..3]" O R 6400 3650 50
$EndSheet
Wire Bus Line
6400 3550 7550 3550
Text Label 6650 3550 0 50 ~ 0
Fan_ctrl_h[1..3]
Text Label 6650 3650 0 50 ~ 0
Fan_ctrl_l[1..3]
Wire Bus Line
6400 3650 7350 3650
Entry Wire Line
7550 3600 7650 3700
Entry Wire Line
7350 3700 7450 3800
Wire Wire Line
7650 3700 8100 3700
Wire Wire Line
8100 3800 7450 3800
Text Label 7650 3700 0 50 ~ 0
Fan_ctrl_h1
Text Label 7650 3800 0 50 ~ 0
Fan_ctrl_l1
Entry Wire Line
7550 4650 7650 4750
Wire Wire Line
7650 4750 8100 4750
Wire Wire Line
8100 4850 7450 4850
Text Label 7650 4750 0 50 ~ 0
Fan_ctrl_h2
Text Label 7650 4850 0 50 ~ 0
Fan_ctrl_l2
Entry Wire Line
7550 5600 7650 5700
Wire Wire Line
7650 5700 8100 5700
Wire Wire Line
8100 5800 7450 5800
Text Label 7650 5700 0 50 ~ 0
Fan_ctrl_h3
Text Label 7650 5800 0 50 ~ 0
Fan_ctrl_l3
Entry Wire Line
7350 4750 7450 4850
Entry Wire Line
7350 5700 7450 5800
Wire Bus Line
6400 4150 7250 4150
Text Label 6650 4150 0 50 ~ 0
Fan_tacho[1..3]
$Comp
L Power:GND #PWR0161
U 1 1 613B9EAD
P 2500 7250
F 0 "#PWR0161" H 2500 7000 50 0001 C CNN
F 1 "GND" H 2505 7077 50 0000 C CNN
F 2 "" H 2500 7250 50 0001 C CNN
F 3 "" H 2500 7250 50 0001 C CNN
1 2500 7250
1 0 0 -1
$EndComp
$Comp
L Power:GNDA #PWR0162
U 1 1 613BA669
P 2750 7250
F 0 "#PWR0162" H 2750 7000 50 0001 C CNN
F 1 "GNDA" H 2755 7077 50 0000 C CNN
F 2 "" H 2750 7250 50 0001 C CNN
F 3 "" H 2750 7250 50 0001 C CNN
1 2750 7250
1 0 0 -1
$EndComp
Wire Wire Line
2500 7250 2500 7100
Wire Wire Line
2500 7100 2750 7100
Wire Wire Line
2750 7100 2750 7250
Wire Wire Line
10000 3900 10400 3900
Wire Wire Line
10000 4950 10400 4950
Wire Wire Line
10000 5900 10400 5900
Wire Bus Line
3900 2300 4450 2300
Text Label 3900 2300 0 50 ~ 0
I_fan[1..3]
Text Label 10400 3900 2 50 ~ 0
I_fan1
Text Label 10400 4950 2 50 ~ 0
I_fan2
Text Label 10400 5900 2 50 ~ 0
I_fan3
Wire Bus Line
3900 4450 4450 4450
Text Label 3900 4450 0 50 ~ 0
V_adc[1..2]
Wire Bus Line
3900 4550 4450 4550
Text Label 3900 4550 0 50 ~ 0
VI_adc[1..3]
Wire Wire Line
6400 2600 6900 2600
Text Label 6900 2600 2 50 ~ 0
T_adc1
Wire Bus Line
6400 2300 7100 2300
Text Label 6650 2300 0 50 ~ 0
V_adc[1..2]
Wire Bus Line
6400 2450 7100 2450
Text Label 6650 2450 0 50 ~ 0
VI_adc[1..3]
Wire Wire Line
4450 4650 3900 4650
Text Label 3900 4650 0 50 ~ 0
T_adc1
Wire Wire Line
4450 3650 3900 3650
Wire Wire Line
4450 3750 3900 3750
Wire Wire Line
4450 3950 3900 3950
Wire Wire Line
4450 4050 3900 4050
Text Label 3900 3650 0 50 ~ 0
scl
Text Label 3900 3750 0 50 ~ 0
sda
Text Label 3900 3950 0 50 ~ 0
swclk
Text Label 3900 4050 0 50 ~ 0
swdio
Wire Wire Line
3900 4250 4450 4250
Wire Wire Line
1300 2300 900 2300
Text Label 900 2300 0 50 ~ 0
shdn_n
Text Label 3900 4250 0 50 ~ 0
pgm_rst_n
$Sheet
S 1300 3750 1300 2050
U 61655268
F0 "Connectors" 50
F1 "connectors-fantray.sch" 50
F2 "swdio" B R 2600 4050 50
F3 "swclk" B R 2600 4150 50
F4 "pgm_rst_n" B R 2600 4250 50
F5 "shdn_n" B R 2600 4500 50
F6 "scl" B R 2600 4700 50
F7 "sda" B R 2600 4800 50
F8 "Fan_out1" U R 2600 4950 50
F9 "Fan_out2" U R 2600 5050 50
F10 "Fan_out3" U R 2600 5150 50
F11 "Fan_tacho1" O R 2600 5300 50
F12 "Fan_tacho2" O R 2600 5400 50
F13 "Fan_tacho3" O R 2600 5500 50
$EndSheet
Wire Wire Line
2600 5300 3100 5300
Wire Wire Line
2600 5400 3100 5400
Wire Wire Line
2600 5500 3100 5500
Text Label 3100 5300 2 50 ~ 0
Fan_tacho1
Text Label 3100 5400 2 50 ~ 0
Fan_tacho2
Text Label 3100 5500 2 50 ~ 0
Fan_tacho3
Wire Wire Line
2600 4950 3100 4950
Text Label 3100 4950 2 50 ~ 0
Fan_out1
Wire Wire Line
2600 5050 3100 5050
Text Label 3100 5050 2 50 ~ 0
Fan_out2
Wire Wire Line
2600 5150 3100 5150
Text Label 3100 5150 2 50 ~ 0
Fan_out3
Wire Wire Line
2600 4500 3100 4500
Text Label 3100 4500 2 50 ~ 0
shdn_n
Wire Wire Line
2600 4700 3100 4700
Wire Wire Line
2600 4800 3100 4800
Text Label 3100 4700 2 50 ~ 0
scl
Text Label 3100 4800 2 50 ~ 0
sda
Text Label 3100 4150 2 50 ~ 0
swclk
Text Label 3100 4050 2 50 ~ 0
swdio
Text Label 3100 4250 2 50 ~ 0
pgm_rst_n
Text Notes 600 1050 0 50 ~ 0
Copyright CERN 2017-2021.\nThis documentation describes Open Hardware and is licensed under the CERN OHL-W v2.0+.\nYou may redistribute and modify this under the terms of the CERN OHL-W v2.0+ (http://ohwr.org/CERNOHL).\nThis documentation is distributed ANY EXPRESS OR IMPLIED WARRANTY,\nINCLUDING OF MERCHANTABILITY, SATISFACTORY AND FITNESS FOR A PARTICULAR PURPOSE.\nPlease see the CERN OHL v2.0 for applicable conditions.
Wire Notes Line
4900 550 550 550
Wire Notes Line
550 550 550 1100
Wire Notes Line
550 1100 4900 1100
Wire Notes Line
4900 550 4900 1100
Wire Wire Line
3100 4250 2600 4250
Wire Wire Line
2600 4150 3100 4150
Wire Wire Line
2600 4050 3100 4050
Text Notes 2300 6950 0 50 ~ 0
a common grounding\nscheme is used
Text Notes 1000 6950 0 50 ~ 0
mounting holes
Wire Notes Line
900 6800 900 7500
Wire Notes Line
900 7500 1700 7500
Wire Notes Line
1700 7500 1700 6800
Wire Notes Line
1700 6800 900 6800
Wire Notes Line
2250 6750 2250 7500
Wire Notes Line
2250 7500 3150 7500
Wire Notes Line
3150 7500 3150 6750
Wire Notes Line
3150 6750 2250 6750
$Sheet
S 1300 2150 1800 500
U 6110CC10
F0 "Power" 50
F1 "power-fantray.sch" 50
F2 "shdn_n" I L 1300 2300 50
$EndSheet
$Sheet
S 8100 3500 1900 650
U 610EFAE6
F0 "fan driver 1" 50
F1 "fan_mosfets-fantray.sch" 50
F2 "Fan_ctrl_h" I L 8100 3700 50
F3 "Fan_out" O R 10000 3700 50
F4 "Fan_ctrl_l" I L 8100 3800 50
F5 "I_fan" U R 10000 3900 50
$EndSheet
Wire Bus Line
7550 3550 7550 5600
Wire Bus Line
7350 3650 7350 5700