Skip to content
GitLab
Explore
Sign in
Projects
DDR3 controller for Spartan6
Repository
ddr3-sp6-core
hdl
rtl
ddr3_ctrl.vhd
Find file
Blame
History
Permalink
Modify bank port type selection default value in the component declaration.
· e442e51a
mcattin
authored
Aug 09, 2012
git-svn-id:
http://svn.ohwr.org/ddr3-sp6-core/trunk@108
739e5516-d4a2-47df-ba96-5610c1fa693f
e442e51a