-
mcattin authored
This is to allow different configuration (FPGA/memory chip) for the same port. Add re-generated core with new names. git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@103 739e5516-d4a2-47df-ba96-5610c1fa693f
137e2d48
To learn more about this project, read the wiki.