Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
C
Compact Universal Timing Endpoint Based on White Rabbit with Dual Ports Cute-WR-DP
Manage
Activity
Members
Labels
Plan
Issues
2
Issue boards
Milestones
Wiki
Code
Merge requests
0
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
Compact Universal Timing Endpoint Based on White Rabbit with Dual Ports Cute-WR-DP
Graph
b3ef6fda4368ee6c07a6acbce7904e87f686cdb0
Select Git revision
Branches
1
master
default
protected
1 result
You can move around the graph by using the arrow keys.
Begin with the selected commit
Created with Raphaël 2.2.0
2
Oct
1
23
Sep
24
Jul
25
Oct
30
Mar
24
May
5
Apr
14
Feb
10
25
Jan
8
Sep
2
30
Aug
24
Apr
6
23
Mar
22
10
Jan
31
Dec
23
22
21
20
16
Update .ohwr.yaml
master
master
Update .ohwr.yaml
Update .ohwr.yaml
Add .ohwr.yaml
Change the new version to V2.3.
Move schematics pdf to diretory doc
Change TRIG to CLK and modify its pin to K3.
Version CUTEDP-V2.2.
Small modification:
CUTEWR-DP-V2.
Update the FMC signals to follow the VITA standard.
Solve FMC name bug.
Ready for publish.
Optimize the net name.
Make R20 & R27 to NC.
Change 22uf cap package.
version 1.2
Add the upload.7z which is the fabric file.
Add some capacitances and change the location of capacitiances used in P3v3Clean
commit before fmc routine.
work on 20160322
Rebuild as lacking of a main clock
Add the xls files from the manufacturer.
For fabricating. V1.0
Adjust the power part.
Add BOM.
Adjust the PCB package of 4.7uf(0402)
cutewr_dp V1.0. Add hongming logo.
complete locating all the text.
Merge branch 'dev'
Initial commit
cutewr v0.8.