-
Theodor-Adrian Stana authored
The issue was an errant reset signal presented to the clock counters, which had an active-high reset signal instead of the normally-used active-low reset. This has been fixed and the test logic now works as expected.
c80e204a
Name |
Last commit
|
Last update |
---|---|---|
hdl | ||
pts | ||
.gitmodules | ||
README |