Skip to content

C
Conv TTL Blocking
Commit 042ab291 authored by Theodor-Adrian Stana's avatar Theodor-Adrian Stana
Browse files
Options

small changes to hdlguide

parent 861d6e9b
Hide whitespace changes
Inline Side-by-side
Showing with 10 additions and 9 deletions
doc/hdlguide/hdlguide-conv-ttl-blo.tex
View file @ 042ab291
...@@ -280,7 +280,7 @@ to buffers and serial resistors and then to the LEDs. The FPGA outputs for lines ...@@ -280,7 +280,7 @@ to buffers and serial resistors and then to the LEDs. The FPGA outputs for lines
are connected to tri-state buffers and the to the LEDs. The FPGA outputs for line are connected to tri-state buffers and the to the LEDs. The FPGA outputs for line
output enables~(L\_OEN) are connected to the output enable of the tri-state buffers. output enables~(L\_OEN) are connected to the output enable of the tri-state buffers.
\begin{figure} \begin{figure}[hbtp]
\centerline{\includegraphics[width=\textwidth]{fig/bicolor-led}} \centerline{\includegraphics[width=\textwidth]{fig/bicolor-led}}
\caption{3x2 bicolor LED matrix control} \caption{3x2 bicolor LED matrix control}
\label{fig:bicolor-led} \label{fig:bicolor-led}
...@@ -329,7 +329,7 @@ for the bicolor status LEDs in the CONV-TTL-BLO firmware. ...@@ -329,7 +329,7 @@ for the bicolor status LEDs in the CONV-TTL-BLO firmware.
\label{tbl:bicolor-led-state-conn} \label{tbl:bicolor-led-state-conn}
\centerline \centerline
{ {
\begin{tabular}{l c c c c} \begin{tabular}{l c l c c}
\hline \hline
\textbf{Line} & \textbf{Column} & \multicolumn{1}{c}{\textbf{LED}} & \textbf{LED state bits} & \textbf{Setting}\\ \textbf{Line} & \textbf{Column} & \multicolumn{1}{c}{\textbf{LED}} & \textbf{LED state bits} & \textbf{Setting}\\
\hline \hline
...@@ -357,12 +357,13 @@ multiplexers are set throughout the logic. ...@@ -357,12 +357,13 @@ multiplexers are set throughout the logic.
%============================================================================== %==============================================================================
% SEC: Pulse gen % SEC: Pulse gen
%============================================================================== %==============================================================================
\pagebreak
\section{Pulse generators} \section{Pulse generators}
\label{sec:pulse-gen} \label{sec:pulse-gen}
\begin{table}[h] %\begin{table}[h]
\caption{Pulse generator blocks} % \caption{Pulse generator blocks}
\label{tbl:pulse-gen} % \label{tbl:pulse-gen}
\centerline \centerline
{ {
\begin{tabular}{l l l} \begin{tabular}{l l l}
...@@ -381,14 +382,14 @@ multiplexers are set throughout the logic. ...@@ -381,14 +382,14 @@ multiplexers are set throughout the logic.
\hline \hline
\end{tabular} \end{tabular}
} }
\end{table} %\end{table}
\vspace*{11pt} \vspace*{11pt}
%The \textit{ctb\_pulse\_gen} block generate pulses on the rising edge of the The \textit{ctb\_pulse\_gen} block generate pulses on the rising edge of the
\textit{trig\_i} input. The pulse width is configurable via the \textit{g\_pulse\_width} \textit{trig\_i} input. The pulse width is configurable via the \textit{g\_pulse\_width}
generic. The block also incorporates a glitch filter with a configurable length generic. The block also incorporates a glitch filter with a configurable length
(\textit{g\_glitch\_filt\_len}) that can be used to avoid pulses generated because o (\textit{g\_glitch\_filt\_len}) that can be used to avoid pulses generated because of
glitches at the \textit{trig\_i} input. glitches at the \textit{trig\_i} input.
These blocks are twice used in the CONV-TTL-BLO firmware. First, they are used for These blocks are twice used in the CONV-TTL-BLO firmware. First, they are used for
...@@ -607,7 +608,7 @@ part of the CONV-TTL-BLO project are present in their own folders as sub-nodes o ...@@ -607,7 +608,7 @@ part of the CONV-TTL-BLO project are present in their own folders as sub-nodes o
\textit{doc/} sub-folder. The I$^2$C bridge module folder also contains the instantiated \textit{doc/} sub-folder. The I$^2$C bridge module folder also contains the instantiated
\textit{i2c\_slave.vhd} file (see \textcolor{red}{\textbf{REFERENCE TO ELMA\_I2C}}) and the documentation for it. \textit{i2c\_slave.vhd} file (see \textcolor{red}{\textbf{REFERENCE TO ELMA\_I2C}}) and the documentation for it.
The \textit{release/} folder is the main folder in the firmware pack, as can be seen from the The \textit{release/} folder is the main folder in the firmware package, as can be seen from the
fact that it is bolded in the folder structure above. It contains top-level files in the fact that it is bolded in the folder structure above. It contains top-level files in the
\textit{top/} folder (HDL and UCF file for pin definitions) and other specific modules in \textit{top/} folder (HDL and UCF file for pin definitions) and other specific modules in
the \textit{rtl/} folder. the \textit{rtl/} folder.
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment