Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL Blocking - Hardware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL Blocking - Hardware
Commits
be765c2d
Commit
be765c2d
authored
Feb 06, 2017
by
Denia Bouhired-Ferrag
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Removed texnicCentre automatically-generated files
parent
07dbd46f
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
6 changed files
with
0 additions
and
6202 deletions
+0
-6202
hwg-conv-ttl-blo.aux
doc/hwg/hwg-conv-ttl-blo.aux
+0
-90
hwg-conv-ttl-blo.dvi
doc/hwg/hwg-conv-ttl-blo.dvi
+0
-0
hwg-conv-ttl-blo.lof
doc/hwg/hwg-conv-ttl-blo.lof
+0
-0
hwg-conv-ttl-blo.lot
doc/hwg/hwg-conv-ttl-blo.lot
+0
-0
hwg-conv-ttl-blo.out
doc/hwg/hwg-conv-ttl-blo.out
+0
-21
hwg-conv-ttl-blo.ps
doc/hwg/hwg-conv-ttl-blo.ps
+0
-6091
No files found.
doc/hwg/hwg-conv-ttl-blo.aux
deleted
100644 → 0
View file @
07dbd46f
\relax
\providecommand\hyper
@newdestlabel[2]
{}
\providecommand\HyperFirstAtBeginDocument
{
\AtBeginDocument
}
\HyperFirstAtBeginDocument
{
\ifx\hyper
@anchor
\@
undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline
#1#2#3#4
{
\oldcontentsline
{
#1
}{
#2
}{
#3
}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel
#1#2
{
\newlabelxx
{
#1
}
#2
}
\gdef\newlabelxx
#1#2#3#4#5#6
{
\oldnewlabel
{
#1
}{{
#2
}{
#3
}}}
\AtEndDocument
{
\ifx\hyper
@anchor
\@
undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi
}
\fi
}
\global\let\hyper
@last
\relax
\gdef\HyperFirstAtBeginDocument
#1
{
#1
}
\providecommand\HyField
@AuxAddToFields[1]
{}
\providecommand\HyField
@AuxAddToCoFields[2]
{}
\@
input
{
cern-title.aux
}
\@
writefile
{
toc
}{
\contentsline
{
section
}{
Licensing information
}{
1
}{
Doc-Start
}}
\@
writefile
{
toc
}{
\contentsline
{
section
}{
Revision history
}{
1
}{
section*.2
}}
\@
writefile
{
toc
}{
\contentsline
{
section
}{
List of abbreviations
}{
4
}{
section*.6
}}
\citation
{
white-rabbit
}
\@
writefile
{
toc
}{
\contentsline
{
section
}{
\numberline
{
1
}
Introduction
}{
5
}{
section.1
}}
\newlabel
{
sec:intro
}{{
1
}{
5
}{
Introduction
}{
section.1
}{}}
\@
writefile
{
lof
}{
\contentsline
{
figure
}{
\numberline
{
1
}{
\ignorespaces
TTL to blocking pulse conversion system
}}{
5
}{
figure.1
}}
\newlabel
{
fig:conv-sys-bd
}{{
1
}{
5
}{
TTL to blocking pulse conversion system
}{
figure.1
}{}}
\citation
{
ctb-proj
}
\citation
{
sch
}
\citation
{
ctb-ug
}
\citation
{
ctb-hdlguide
}
\citation
{
sch
}
\citation
{
svec
}
\@
writefile
{
toc
}{
\contentsline
{
subsection
}{
\numberline
{
1.1
}
Additional documentation
}{
6
}{
subsection.1.1
}}
\@
writefile
{
toc
}{
\contentsline
{
section
}{
\numberline
{
2
}
Front module
}{
6
}{
section.2
}}
\newlabel
{
sec:ctb
}{{
2
}{
6
}{
Front module
}{
section.2
}{}}
\@
writefile
{
lof
}{
\contentsline
{
figure
}{
\numberline
{
2
}{
\ignorespaces
Block diagram of CONV-TTL-BLO board
}}{
6
}{
figure.2
}}
\newlabel
{
fig:conv-ttl-blo-bd
}{{
2
}{
6
}{
Block diagram of CONV-TTL-BLO board
}{
figure.2
}{}}
\@
writefile
{
toc
}{
\contentsline
{
subsection
}{
\numberline
{
2.1
}
VME connector
}{
6
}{
subsection.2.1
}}
\newlabel
{
sec:vme
}{{
2.1
}{
6
}{
VME connector
}{
subsection.2.1
}{}}
\@
writefile
{
toc
}{
\contentsline
{
subsection
}{
\numberline
{
2.2
}
Power supplies
}{
7
}{
subsection.2.2
}}
\newlabel
{
sec:ctb-power
}{{
2.2
}{
7
}{
Power supplies
}{
subsection.2.2
}{}}
\@
writefile
{
lot
}{
\contentsline
{
table
}{
\numberline
{
1
}{
\ignorespaces
Voltage levels on CONV-TTL-BLO
}}{
7
}{
table.1
}}
\newlabel
{
tbl:voltage-levels
}{{
1
}{
7
}{
Voltage levels on CONV-TTL-BLO
}{
table.1
}{}}
\@
writefile
{
toc
}{
\contentsline
{
subsection
}{
\numberline
{
2.3
}
Clock circuits
}{
7
}{
subsection.2.3
}}
\newlabel
{
sec:clocks
}{{
2.3
}{
7
}{
Clock circuits
}{
subsection.2.3
}{}}
\citation
{
spec
}
\citation
{
ctb-hdlguide
}
\citation
{
ctb-ug
}
\@
writefile
{
lot
}{
\contentsline
{
table
}{
\numberline
{
2
}{
\ignorespaces
Clocks on CONV-TTL-BLO
}}{
8
}{
table.2
}}
\newlabel
{
tbl:clocks
}{{
2
}{
8
}{
Clocks on CONV-TTL-BLO
}{
table.2
}{}}
\@
writefile
{
toc
}{
\contentsline
{
subsection
}{
\numberline
{
2.4
}
FPGA
}{
8
}{
subsection.2.4
}}
\newlabel
{
sec:fpga
}{{
2.4
}{
8
}{
FPGA
}{
subsection.2.4
}{}}
\@
writefile
{
toc
}{
\contentsline
{
subsection
}{
\numberline
{
2.5
}
TTL pulse repetition
}{
8
}{
subsection.2.5
}}
\newlabel
{
sec:ttl
}{{
2.5
}{
8
}{
TTL pulse repetition
}{
subsection.2.5
}{}}
\@
writefile
{
toc
}{
\contentsline
{
subsubsection
}{
\numberline
{
2.5.1
}
TTL input stage
}{
9
}{
subsubsection.2.5.1
}}
\@
writefile
{
lof
}{
\contentsline
{
figure
}{
\numberline
{
3
}{
\ignorespaces
TTL pulse input stage
}}{
9
}{
figure.3
}}
\newlabel
{
fig:ttl-inp
}{{
3
}{
9
}{
TTL pulse input stage
}{
figure.3
}{}}
\@
writefile
{
toc
}{
\contentsline
{
subsubsection
}{
\numberline
{
2.5.2
}
TTL output stage
}{
9
}{
subsubsection.2.5.2
}}
\@
writefile
{
toc
}{
\contentsline
{
subsection
}{
\numberline
{
2.6
}
Blocking pulse repetition
}{
9
}{
subsection.2.6
}}
\newlabel
{
sec:blo
}{{
2.6
}{
9
}{
Blocking pulse repetition
}{
subsection.2.6
}{}}
\citation
{
bib:blo-out-protect
}
\@
writefile
{
toc
}{
\contentsline
{
subsubsection
}{
\numberline
{
2.6.1
}
Blocking input stage
}{
10
}{
subsubsection.2.6.1
}}
\newlabel
{
sec:blo-inp
}{{
2.6.1
}{
10
}{
Blocking input stage
}{
subsubsection.2.6.1
}{}}
\@
writefile
{
lof
}{
\contentsline
{
figure
}{
\numberline
{
4
}{
\ignorespaces
Blocking input stage
}}{
10
}{
figure.4
}}
\newlabel
{
fig:blo-inp-nodots
}{{
4
}{
10
}{
Blocking input stage
}{
figure.4
}{}}
\@
writefile
{
toc
}{
\contentsline
{
subsubsection
}{
\numberline
{
2.6.2
}
Blocking output stage
}{
10
}{
subsubsection.2.6.2
}}
\newlabel
{
sec:blo-outp
}{{
2.6.2
}{
10
}{
Blocking output stage
}{
subsubsection.2.6.2
}{}}
\citation
{
bib:hotswap-issue
}
\citation
{
bib:blo-out-protect
}
\@
writefile
{
lof
}{
\contentsline
{
figure
}{
\numberline
{
5
}{
\ignorespaces
Blocking output stage- v2.1 and earlier.
}}{
11
}{
figure.5
}}
\newlabel
{
fig:blo-outp-cap-v2-1
}{{
5
}{
11
}{
Blocking output stage- v2.1 and earlier
}{
figure.5
}{}}
\@
writefile
{
lof
}{
\contentsline
{
figure
}{
\numberline
{
6
}{
\ignorespaces
Blocking output stage- v3 and later.
}}{
11
}{
figure.6
}}
\newlabel
{
fig:blo-outp-v4
}{{
6
}{
11
}{
Blocking output stage- v3 and later
}{
figure.6
}{}}
\citation
{
blo-std
}
\citation
{
bib:blo-out-protect
}
\citation
{
bib:blo-out-protect
}
\citation
{
bib:ctb-ug
}
\citation
{
crosstalk
}
\citation
{
rtmdet
}
\citation
{
svec
}
\citation
{
ctb-hdlguide
}
\@
writefile
{
toc
}{
\contentsline
{
subsection
}{
\numberline
{
2.7
}
SFP connector
}{
13
}{
subsection.2.7
}}
\newlabel
{
sec:sfp
}{{
2.7
}{
13
}{
SFP connector
}{
subsection.2.7
}{}}
\@
writefile
{
toc
}{
\contentsline
{
subsection
}{
\numberline
{
2.8
}
Thermometer and flash chip
}{
13
}{
subsection.2.8
}}
\newlabel
{
sec:thermo-flash
}{{
2.8
}{
13
}{
Thermometer and flash chip
}{
subsection.2.8
}{}}
\@
writefile
{
toc
}{
\contentsline
{
subsection
}{
\numberline
{
2.9
}
RTM detection
}{
13
}{
subsection.2.9
}}
\newlabel
{
sec:rmtdet
}{{
2.9
}{
13
}{
RTM detection
}{
subsection.2.9
}{}}
\@
writefile
{
toc
}{
\contentsline
{
subsection
}{
\numberline
{
2.10
}
Status and pulse LEDs
}{
13
}{
subsection.2.10
}}
\newlabel
{
sec:leds
}{{
2.10
}{
13
}{
Status and pulse LEDs
}{
subsection.2.10
}{}}
doc/hwg/hwg-conv-ttl-blo.dvi
deleted
100644 → 0
View file @
07dbd46f
File deleted
doc/hwg/hwg-conv-ttl-blo.lof
deleted
100644 → 0
View file @
07dbd46f
doc/hwg/hwg-conv-ttl-blo.lot
deleted
100644 → 0
View file @
07dbd46f
doc/hwg/hwg-conv-ttl-blo.out
deleted
100644 → 0
View file @
07dbd46f
\BOOKMARK [1][-]{Doc-Start}{Licensing information}{}% 1
\BOOKMARK [1][-]{section*.2}{Revision history}{}% 2
\BOOKMARK [1][-]{toc.1}{Contents}{}% 3
\BOOKMARK [1][-]{section*.6}{List of abbreviations}{}% 4
\BOOKMARK [1][-]{section.1}{Introduction}{}% 5
\BOOKMARK [2][-]{subsection.1.1}{Additional documentation}{section.1}% 6
\BOOKMARK [1][-]{section.2}{Front module}{}% 7
\BOOKMARK [2][-]{subsection.2.1}{VME connector}{section.2}% 8
\BOOKMARK [2][-]{subsection.2.2}{Power supplies}{section.2}% 9
\BOOKMARK [2][-]{subsection.2.3}{Clock circuits}{section.2}% 10
\BOOKMARK [2][-]{subsection.2.4}{FPGA}{section.2}% 11
\BOOKMARK [2][-]{subsection.2.5}{TTL pulse repetition}{section.2}% 12
\BOOKMARK [3][-]{subsubsection.2.5.1}{TTL input stage}{subsection.2.5}% 13
\BOOKMARK [3][-]{subsubsection.2.5.2}{TTL output stage}{subsection.2.5}% 14
\BOOKMARK [2][-]{subsection.2.6}{Blocking pulse repetition}{section.2}% 15
\BOOKMARK [3][-]{subsubsection.2.6.1}{Blocking input stage}{subsection.2.6}% 16
\BOOKMARK [3][-]{subsubsection.2.6.2}{Blocking output stage}{subsection.2.6}% 17
\BOOKMARK [2][-]{subsection.2.7}{SFP connector}{section.2}% 18
\BOOKMARK [2][-]{subsection.2.8}{Thermometer and flash chip}{section.2}% 19
\BOOKMARK [2][-]{subsection.2.9}{RTM detection}{section.2}% 20
\BOOKMARK [2][-]{subsection.2.10}{Status and pulse LEDs}{section.2}% 21
doc/hwg/hwg-conv-ttl-blo.ps
deleted
100644 → 0
View file @
07dbd46f
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment
