-
Maciej Lipinski authored
It is based on the testbench in conv-ttl-blo-gw/sim/Release and includes - top-level (testbench.vhd) with DUT and i2c facilites (next) - i2c_bus_model.vhd to connect DUT with i2c_master_and_driver - i2c_master_and_driver that allows access to DUT's register via i2c - read_i2c procedures to easily use the driver (write_i2c semi-ready)
69f3c0e9
Name |
Last commit
|
Last update |
---|---|---|
doc | ||
ip_cores | ||
modules | ||
sim | ||
top | ||
.gitmodules | ||
Manifest.py | ||
README |