Commit 89f9589d authored by Antonin Broquet's avatar Antonin Broquet

circuit_board: add initial version (V1-0) of PCB design

parent 5e38b491
********************************************************************************
* CHANGES.TXT *
********************************************************************************
This design reuses three OHWR designs:
- FASEC : EDA-03288-V3-0
- FMC-DAC600-DDS : EDA-03010-V2-0
- FMC-DIO-5ch-TTL: EDA-02408-V2-0
Modifications made by Licensee.
EDA-03288-V3-0:
* Remove all ADC power supplies & references.
* Remove ADC input stages (SoC Bank 35 XADC diff. signals).
* Remove optional GTX signals (SoC Bank 112) with its USB connector.
* Remove Input, Output and Watchdog stages (SoC Bank 12-13-501 signals).
* Remove miscellaneous stages: LEDs controlled by PL/PL, I2C patch, interrupts,
FANs... (SoC Bank 12-13-501)
* Remove power controller GPIO (SoC Bank 35)
* Remove Clocks for WR as it is implemented with RFoWR design.
* Replace Ethernet PHY and MagJack connector. The original Ethernet PHY was a
switching PHY with no linux kernel support. As suggested by Licensor, it has
been replaced by a simpler PHY (Mervell 88E1518) with linux kernel support.
* Replace vertical miniUSB connector (SoC UART) to horizontal microUSB.
* Move USB UART chip & connector to back side, near RJ45 Ethernet connector.
* Move reset push button to back side.
* Move SFP connector to back side.
* Implement RFoWR design (EDA-03010-V2-0).
* Add MIO SPI1 bus in PS for RFoWR AD95xx interface.
* Add I2C peripherals.
* Add DIO stages.
* Add 10MHz BNC and PPS lemo.
EDA-03010-V2-0:
* AD9516 cleaner PLL replaced by an AD9510 + programmable VCXO.
* AD9516 White Rabbit PLL used for WRPTP Core and GTX reference clocks.
* Remove LVDS buffers between FPGA & DAC (MAX5890)
********************************************************************************
This source diff could not be displayed because it is too large. You can view the blob instead.
DAC_DAT=DAC0_P,DAC0_N,DAC1_P,DAC1_N,DAC2_P,DAC2_N,DAC3_P,DAC3_N,DAC4_P,DAC4_N,DAC5_P,DAC5_N,DAC6_P,DAC6_N,DAC7_P,DAC7_N,DAC8_P,DAC8_N,DAC9_P,DAC9_N,DAC10_P,DAC10_N,DAC11_P,DAC11_N,DAC12_P,DAC12_N,DAC13_P,DAC13_N
DAC_DAT=DAC0_P,DAC0_N,DAC1_P,DAC1_N,DAC2_P,DAC2_N,DAC3_P,DAC3_N,DAC4_P,DAC4_N,DAC5_P,DAC5_N,DAC6_P,DAC6_N,DAC7_P,DAC7_N,DAC8_P,DAC8_N,DAC9_P,DAC9_N,DAC10_P,DAC10_N,DAC11_P,DAC11_N,DAC12_P,DAC12_N,DAC13_P,DAC13_N
********************************************************************************
* CONTRIB.TXT *
********************************************************************************
Contact point of any Licensor who wishes to receive modified Documentation:
antonin.broquet@esrf.fr
nicolas.janvier@esrf.fr
********************************************************************************
********************************************************************************
* PRODUCT.TXT *
********************************************************************************
Contact point wishing to receive information about manufactured Products:
antonin.broquet@esrf.fr
********************************************************************************
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment