Skip to content
Snippets Groups Projects
Select Git revision
  • master default protected
1 result
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.011Mar2Oct23Sep24Jul8Apr763Sep18Jun8658May7617Mar1612111096518SepUpdate .ohwr.yamlmastermasterUpdate .ohwr.yamlUpdate .ohwr.yamlAdd .ohwr.yamlremove circuit_board folder containing PCB project sources. PCB project sources are provided in a zip file attached in project wiki. PCB project versionning has been moved to ESRF internal system.circuit_board: remove RF & WR PLLs status wires + update schematics date + replace heat sink.circuit_board: fix last issues (J26 wrong part + U1 PCB version + U1 write enable option + Front LEDs RF & WR status swap)circuit_board: add PCB Contour layer in all plots + add assembly PDF output job.circuit_board: replace microUSB connector with new symbol and parameters.circuit_board: modification of PCB dimensions and some connectors placement to improve enclosure design. Review of ground planes and polygons. Modification of microUSB connector.circuit_board: change TMP101 (temperature sensor) power supply from P3V3_REG to P3V3 (available following power sequence).circuit_board: add connector for FAN. Add parameters in BOM generation.circuit_board: removed D flip-flop on DOUTA signals (with associated RF clock delay and fanout). Re-routed DOUTA signals with LVDS-to-LVPECL translators.circuit_board: change SMA connector with longer one + change power supplies connectors.circuit_board: remove CHASSIS net. Use one main non-floating GND net.circuit_board: update schematics PDF.circuit_board: place and route WR time & RF D3S valid status LEDs.circuit_board: schematics, add LEDs for WR time valid and RF D3S valid status.circuit_board: remove screws of non-existing DB9 connector + update changelog.circuit_board: update changes filecircuit_board: PCB layout v2. Re-routing original differential pairs with the new impedance rule.circuit_board: check output jobs, update project changes file.circuit_board: fix issue #18. Tuning length done. Ready for new stackup. Remaining DRC errors are the same as in the initial V1 PCB project delivered by supplier.circuit_board: some refactoring after renaming project files.circuit_board: rename project to version 2.circuit_board: issue #18. Second SFP (replacing SATA) placed and routed. Still Differential Pair DRC error (tuning length missing).circuit_board: fix issue #9. IC53 has been moved and PPS driver re-routed.circuit_board: fix issue #17. RF out buffer placed & routed.circuit_board: issue #17. Remove RF out stage.circuit_board: issue #18. SFP bottom cage footprint was missing.circuit_board: issue #18. SATA replaced by SFP in schematics. Imported in PCB, but not placed nor routed yet.circuit_board: fix issue #13 using Variants.circuit_board: fix issue #11. Green led instead of expected blue led due to pad/package matching.circuit_board: fix issue #16.circuit_board: fix issue #14. Set OSC5 "Mounted" parameter to "No".circuit_board: fix issue #12. WR_PLL_RESET_N tied to PS MIO 15 (bank 500 -> 3.3V).circuit_board: fix issue #10.circuit_board: fix issue #8.circuit_board: fix issue #7.circuit_board: fix issue #6. Route nets of I2C_PMBus_clk/d from pads to vias done (cf issue #4).