circuit_board: removed D flip-flop on DOUTA signals (with associated RF clock...
circuit_board: removed D flip-flop on DOUTA signals (with associated RF clock delay and fanout). Re-routed DOUTA signals with LVDS-to-LVPECL translators.
Showing
- circuit_board/CITY-V2-0/CITY-V2-0_project/PCB-Layout/CITY-V2-0_pcb.PcbDoc 0 additions, 0 deletions...TY-V2-0/CITY-V2-0_project/PCB-Layout/CITY-V2-0_pcb.PcbDoc
- circuit_board/CITY-V2-0/CITY-V2-0_project/Schematics/CITY_DDS_RF_clocking.SchDoc 0 additions, 0 deletions.../CITY-V2-0_project/Schematics/CITY_DDS_RF_clocking.SchDoc
- circuit_board/CITY-V2-0/CITY-V2-0_project/Schematics/CITY_DDS_top.SchDoc 0 additions, 0 deletions...ITY-V2-0/CITY-V2-0_project/Schematics/CITY_DDS_top.SchDoc
- circuit_board/CITY-V2-0/CITY-V2-0_project/Schematics/CITY_DO_2channels.SchDoc 0 additions, 0 deletions...2-0/CITY-V2-0_project/Schematics/CITY_DO_2channels.SchDoc
- circuit_board/CITY-V2-0/CITY-V2-0_project/Schematics/CITY_Soc_bank12-13.SchDoc 0 additions, 0 deletions...-0/CITY-V2-0_project/Schematics/CITY_Soc_bank12-13.SchDoc
- circuit_board/CITY-V2-0/CITY-V2-0_project/Schematics/CITY_Soc_top.SchDoc 0 additions, 0 deletions...ITY-V2-0/CITY-V2-0_project/Schematics/CITY_Soc_top.SchDoc
- circuit_board/CITY-V2-0/CITY-V2-0_project/Schematics/CITY_top.SchDoc 0 additions, 0 deletions...rd/CITY-V2-0/CITY-V2-0_project/Schematics/CITY_top.SchDoc
Please register or sign in to comment