|
|
|
# ARTIX TRIVIAL FMC CARRIER ( ATFC )
|
|
|
|
# ARTIX Trivial FMC Carrier (ATFC)
|
|
|
|
|
|
|
|
Simple FPGA carrier board with FMC LPC connector based around Xilinx
|
|
|
|
Artix-7
|
|
|
|
## Project description
|
|
|
|
|
|
|
|
Block diagram:
|
|
|
|
https://drive.google.com/file/d/0B40smPHl2HkrdXozRjB3dEFISzA/view?usp=sharing
|
|
|
|
( source at
|
|
|
|
https://drive.google.com/file/d/0B40smPHl2HkrNFZXZDVCZDY3ZzA/view?usp=sharing
|
|
|
|
( open with draw.io ) )
|
|
|
|
Simple low cost, low complexity FPGA carrier board with FMC LPC
|
|
|
|
connector based around a Xilinx Artix-7.
|
|
|
|
The board is meant to be used in a stand-alone
|
|
|
|
fashion.
|
|
|
|
|
|
|
|
Schedule - first production March 2017
|
|
|
|
[](https://www.ohwr.org/project/atfc/uploads/fd5c1f3fcf67c6548e04254663b32a11/Artix-based_Trivial_FMC_Carrier__ATFC_.png*ATFC*.png)
|
|
|
|
*Block diagram**
|
|
|
|
|
|
|
|
## Main Features
|
|
|
|
|
|
|
|
- Stand-alone use
|
|
|
|
- 1x Xilinx Artix 35T FPGA (XC7A35T-1FGG484C)
|
|
|
|
- FMC slot with low pin count (LPC) connector
|
|
|
|
- Vadj fixed to 2.5V
|
|
|
|
- FMC connectivity: all 34 differential pairs connected, 2 Gbit
|
|
|
|
serial, 2 clock pairs, I2C
|
|
|
|
- Clocking resources
|
|
|
|
- 1x 125 MHZ
|
|
|
|
- On board memory
|
|
|
|
- EEPROM and Unique ID (24AA025E48T)
|
|
|
|
- No additional RAM
|
|
|
|
- Front panel containing
|
|
|
|
- 2x Small Formfactor Pluggable (SFP) cage for fibre-optic
|
|
|
|
transceiver
|
|
|
|
- 4x Status LEDs
|
|
|
|
- FMC front panel
|
|
|
|
- Internal connectors
|
|
|
|
- 8x GPIO
|
|
|
|
- 4x miniature DIP switches
|
|
|
|
- External 12V power supply connector
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Project information
|
|
|
|
|
|
|
|
- Official production documentation
|
|
|
|
- [Users](Users)
|
|
|
|
- [Software](Software)
|
|
|
|
- [Frequently Asked Questions](FAQ)
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Contacts
|
|
|
|
|
|
|
|
### Commercial producers
|
|
|
|
|
|
|
|
- *none*
|
|
|
|
|
|
|
|
### General questions about project
|
|
|
|
|
|
|
|
- [Dr David Cussans](mailto:David.Cussans@bristol.ac.uk), University
|
|
|
|
of Bristol
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Status
|
|
|
|
|
|
|
|
<table>
|
|
|
|
<tbody>
|
|
|
|
<tr class="odd">
|
|
|
|
<td><strong>Date</strong></td>
|
|
|
|
<td><b> Event </b></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>20-12-2016</td>
|
|
|
|
<td>Start of project on ohwr.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>March 2017</td>
|
|
|
|
<td><em>Planned date of first production.</em></td>
|
|
|
|
</tr>
|
|
|
|
</tbody>
|
|
|
|
</table>
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
6 January 2017
|
|
|
|
|
|
|
|
|
|
|
|
|
| ... | ... | |
